AT32UC3L064-AUT Atmel, AT32UC3L064-AUT Datasheet - Page 732

MCU AVR32 64KB FLASH 48TQFP

AT32UC3L064-AUT

Manufacturer Part Number
AT32UC3L064-AUT
Description
MCU AVR32 64KB FLASH 48TQFP
Manufacturer
Atmel
Series
AVR®32 UC3r

Specifications of AT32UC3L064-AUT

Core Processor
AVR
Core Size
32-Bit
Speed
50MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, PWM, WDT
Number Of I /o
36
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.62 V ~ 3.6 V
Data Converters
A/D 9x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-TQFP, 48-VQFP
Processor Series
AT32UC3x
Core
AVR32
Data Bus Width
32 bit
Data Ram Size
16 KB
Interface Type
SPI/TWI/USART
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
36
Number Of Timers
7
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWAVR32, EWAVR32-BL
Development Tools By Supplier
AT32UC3L-EK
Minimum Operating Temperature
- 40 C
On-chip Adc
9-ch x 10-bit
Package
48TQFP
Device Core
AVR32
Family Name
AT32
Maximum Speed
50 MHz
Operating Supply Voltage
1.8|3.3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3L064-AUT
Manufacturer:
HONGFA
Quantity:
30 000
Part Number:
AT32UC3L064-AUT
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT32UC3L064-AUT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
31.3.4
31.3.4.1
31.3.4.2
31.3.4.3
32099F–11/2010
Product Dependencies
Power Management
Clocks
Interrupt
selectable by OCD Registers, minimizing the chance that the AUX port will need to be shared
with an application.
Table 31-6.
In order to use this module, other parts of the system must be configured correctly, as described
below.
The OCD clock operates independently of the CPU clock. If enabled in the Power Manager, the
OCD clock (CLK_OCD) will continue running even if the CPU enters a sleep mode that disables
the CPU clock.
The OCD has a clock (CLK_OCD) running synchronously with the CPU clock. This clock is gen-
erated by the Power Manager. The clock is enabled at reset, and can be disabled by writing to
the Power Manager.
The OCD system interrupt request lines are connected to the interrupt controller. Using the OCD
interrupts requires the interrupt controller to be programmed first.
Pin Name
MCKO
MDO[5:0]
MSEO[1:0]
EVTI_N
EVTO_N
Auxiliary Port Signals
Pin Description
Trace data output clock
Trace data output
Trace frame control
Event In
Event Out
Direction
Output
Output
Output
Output
Input
AT32UC3L016/32/64
Active Level
Low
Low
Digital
Digital
Digital
Digital
Digital
Type
732

Related parts for AT32UC3L064-AUT