MC9S08LC36LH Freescale Semiconductor, MC9S08LC36LH Datasheet - Page 305

IC MCU 36K FLASH 2K RAM 64-LQFP

MC9S08LC36LH

Manufacturer Part Number
MC9S08LC36LH
Description
IC MCU 36K FLASH 2K RAM 64-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS08r
Datasheets

Specifications of MC9S08LC36LH

Core Processor
HCS08
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SCI, SPI
Peripherals
LCD, LVD, POR, PWM, WDT
Number Of I /o
18
Program Memory Size
36KB (36K x 8)
Program Memory Type
FLASH
Ram Size
2.5K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 2x12b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
64-LQFP
Processor Series
S08LC
Core
HCS08
Data Bus Width
8 bit
Data Ram Size
2.5 KB
Interface Type
I2C/SCI/SPI1/SPI2
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
18
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWS08
Minimum Operating Temperature
- 40 C
On-chip Adc
2-ch x 12-bit
For Use With
DEMO9S08LC60 - BOARD DEMO FOR 9S08LC60
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08LC36LH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 17 Development Support
Figure 17-3
shows the host receiving a logic 1 from the target HCS08 MCU. Because the host is
asynchronous to the target MCU, there is a 0-to-1 cycle delay from the host-generated falling edge on
BKGD to the perceived start of the bit time in the target MCU. The host holds the BKGD pin low long
enough for the target to recognize it (at least two target BDC cycles). The host must release the low drive
before the target MCU drives a brief active-high speedup pulse seven cycles after the perceived start of the
bit time. The host should sample the bit level about 10 cycles after it started the bit time.
BDC CLOCK
(TARGET MCU)
HOST DRIVE
HIGH-IMPEDANCE
TO BKGD PIN
TARGET MCU
SPEEDUP PULSE
HIGH-IMPEDANCE
HIGH-IMPEDANCE
PERCEIVED START
OF BIT TIME
R-C RISE
BKGD PIN
10 CYCLES
EARLIEST START
OF NEXT BIT
10 CYCLES
HOST SAMPLES BKGD PIN
Figure 17-3. BDC Target-to-Host Serial Bit Timing (Logic 1)
MC9S08LC60 Series Data Sheet: Technical Data, Rev. 4
Freescale Semiconductor
305

Related parts for MC9S08LC36LH