AT91SAM9G45-CU Atmel, AT91SAM9G45-CU Datasheet - Page 715

• Manufacturer Part Number: AT91SAM9G45-CU
• Description: MCU ARM9 324-TFBGA
• Manufacturer: Atmel
• Series: AT91SAMr

Specifications of AT91SAM9G45-CU

• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 400MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, MMC, SPI, SSC, UART/USART, USB
• Peripherals: AC'97, DMA, I²S, LCD, POR, PWM, WDT
• Number Of I /o: 160
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: ROM
• Ram Size: 128K x 8
• Voltage - Supply (vcc/vdd): 0.9 V ~ 1.1 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 324-TFBGA
• Processor Series: AT91SAMx
• Core: ARM926EJ-S
• Data Bus Width: 32 bit
• Data Ram Size: 64 KB
• Interface Type: I2C, SPI, UART
• Maximum Clock Frequency: 800 MHz
• Number Of Programmable I/os: 160
• Number Of Timers: 5
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: JTRACE-ARM-2M, MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: AT91SAM-ICE, AT91-ISP
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit
• Controller Family/series: AT91
• No. Of I/o's: 160
• Ram Memory Size: 64KB
• Cpu Speed: 400MHz
• No. Of Timers: 2
• Rohs Compliant: Yes
• For Use With: AT91SAM9G45-EKES - KIT EVAL FOR AT91SAM9G45
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

35.4.13
6438F–ATARM–21-Jun-10
PHY Maintenance
An ARP request event is detected if all of the following are true:
The decoding of the ARP fields adjusts automatically if a VLAN tag is detected within the frame.
The reserved value of 0x0000 for the Wake-on-LAN target address value does not cause an
ARP request event, even if matched by the frame.
A specific address 1 filter match event occurs if all of the following are true:
A multicast filter match event occurs if all of the following are true:
The register EMAC_MAN enables the EMAC to communicate with a PHY by means of the MDIO
interface. It is used during auto-negotiation to ensure that the EMAC and the PHY are config-
ured for the
The PHY maintenance register is implemented as a shift register. Writing to the register starts a
shift operation which is signalled as complete when bit two is set in the network status register
(about 2000 MCK cycles later when bit ten is set to zero, and bit eleven is set to one in the net-
work configuration register). An interrupt is generated as this bit is set. During this time, the MSB
of the register is output on the MDIO pin and the LSB updated from the MDIO pin with each
MDC cycle. This causes transmission of a PHY management frame on MDIO.
Reading during the shift operation returns the current contents of the shift register. At the end of
management operation, the bits have shifted back to their original locations. For a read opera-
tion, the data bits are updated with data read from the PHY. It is important to write the correct
values to the register to ensure a valid PHY management frame is produced.
The MDIO interface can read IEEE 802.3 clause 45 PHYs as well as clause 22 PHYs. To read
clause 45 PHYs, bits[31:28] should be written as 0x0011. For a description of MDC generation,
see the network configuration register in the
•
• ARP request events are enabled through bit 17 of the Wake-on-LAN register
• broadcasts are allowed by bit 5 in the network configuration register
• the frame has a broadcast destination address (bytes 1 to 6)
• the frame has a type ID field of 0x0806 (bytes 13 and 14)
• the frame has an ARP operation field of 0x0001 (bytes 21 and 22)
•
•
•
•
•
• the frame’s destination address matches against the multicast hash filter
• the frame’s destination address is not a broadcast
there are 16 repetitions of the contents of specific address 1 register immediately
the synchronization
the least significant 16 bits of the frame’s ARP target protocol address (bytes 41
match the value programmed in bits[15:0] of the Wake-on-LAN register
specific address 1 events are enabled through bit 18 of the
the frame’s destination address matches the value programmed in the specific
registers
multicast hash events are enabled through bit 19 of the
multicast hash filtering is enabled through bit 6 of the network configuration
same speed and duplex configuration.
“Network Control Register” on page
Wake-on-LAN
Wake-on-LAN
AT91SAM9G45
register
register
register
722.
address 1
and 42)
following
715