W25Q80BVSSIG Winbond Electronics, W25Q80BVSSIG Datasheet - Page 45

• Manufacturer Part Number: W25Q80BVSSIG
• Description: IC FLASH 8MBIT 8SOIC
• Manufacturer: Winbond Electronics

Specifications of W25Q80BVSSIG

• Format - Memory: FLASH
• Memory Type: FLASH
• Memory Size: 8M (1M x 8)
• Speed: 104MHz
• Interface: SPI Serial
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: Q4816329; T1015683

9.2.27
The Erase/Program Suspend instruction “75h”, allows the system to interrupt a Sector or Block Erase
operation or a Page Program operation and then read from or program/erase data to, any other sectors
or blocks. The Erase/Program Suspend instruction sequence is shown in figure 25.
The Write Status Register instruction (01h) and Erase instructions (20h, 52h, D8h, C7h, 60h, 44h) are not
allowed during Erase Suspend. Erase Suspend is valid only during the Sector or Block erase operation. If
written during the Chip Erase operation, the Erase Suspend instruction is ignored. The Write Status
Register instruction (01h) and Program instructions (02h, 32h, 42h) are not allowed during Program
Suspend. Program Suspend is valid only during the Page Program or Quad Page Program operation.
The Erase/Program Suspend instruction “75h” will be accepted by the device only if the SUS bit in the
Status Register equals to 0 and the BUSY bit equals to 1 while a Sector or Block Erase or a Page
Program operation is on-going. If the SUS bit equals to 1 or the BUSY bit equals to 0, the Suspend
instruction will be ignored by the device. A maximum of time of “t
to suspend the erase or program operation. The BUSY bit in the Status Register will be cleared from 1 to
0 within “t
Erase/Program Suspend. For a previously resumed Erase/Program operation, it is also required that the
Suspend instruction “75h” is not issued earlier than a minimum of time of “t
Resume instruction “7Ah”.
Unexpected power off during the Erase/Program suspend state will reset the device and release the
suspend state. SUS bit in the Status Register will also reset to 0. The data within the page, sector or
block that was being suspended may become corrupted. When the device is powered up again, it is
recommended for the user to repeat the same Erase or Program operation that was interrupted, at the
same address location, to avoid the potention data corruption.
(IO
(IO
CLK
/CS
DO
DI
Erase / Program Suspend (75h)
0
1
)
)
SUS
” and the SUS bit in the Status Register will be set from 0 to 1 immediately after
Mode 3
Mode 0
0
1
Figure 25. Erase/Program Suspend Instruction Sequence
High Impedance
Instruction (75h)
2
3
4
5
6
- 45 -
7
SUS
Publication Release Date: October 06, 2010
” (See AC Characteristics) is required
tSUS
SUS
” following the preceding
Accept instructions
Mode 3
Mode 0
W25Q80BV
Revision D