W25Q80BVSSIG Winbond Electronics, W25Q80BVSSIG Datasheet - Page 28

IC FLASH 8MBIT 8SOIC

W25Q80BVSSIG

Manufacturer Part Number
W25Q80BVSSIG
Description
IC FLASH 8MBIT 8SOIC
Manufacturer
Winbond Electronics
Datasheet

Specifications of W25Q80BVSSIG

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
8M (1M x 8)
Speed
104MHz
Interface
SPI Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
Q4816329
T1015683

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W25Q80BVSSIG
Manufacturer:
Winbond
Quantity:
2 100
Part Number:
W25Q80BVSSIG
Manufacturer:
WINBOND
Quantity:
192
Part Number:
W25Q80BVSSIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W25Q80BVSSIG
0
Company:
Part Number:
W25Q80BVSSIG
Quantity:
28
Company:
Part Number:
W25Q80BVSSIG
Quantity:
28
9.2.13
The Fast Read Quad Output (6Bh) instruction is similar to the Fast Read Dual Output (3Bh) instruction
except that data is output on four pins, IO
executed before the device will accept the Fast Read Quad Output Instruction (Status Register bit QE
must equal 1). The Fast Read Quad Output Instruction allows data to be transferred from the W25Q80BV
at four times the rate of standard SPI devices.
The Fast Read Quad Output instruction can operate at the highest possible frequency of F
Electrical Characteristics). This is accomplished by adding eight “dummy” clocks after the 24-bit address
as shown in figure 12. The dummy clocks allow the device's internal circuits additional time for setting up
the initial address. The input data during the dummy clocks is “don’t care”. However, the IO pins should
be high-impedance prior to the falling edge of the first data out clock.
Fast Read Quad Output (6Bh)
CLK
CLK
/CS
/CS
IO
IO
IO
IO
IO
IO
IO
IO
0
1
2
3
0
1
2
3
Mode 3
Mode 0
0
31
*
= MSB
32
Figure 12. Fast Read Quad Output Instruction Sequence Diagram
33
0
High Impedance
High Impedance
High Impedance
Dummy Clocks
34
1
35
Instruction (6Bh)
2
36
0
, IO
3
37
1
4
, IO
High Impedance
High Impedance
High Impedance
38
2
5
- 28 -
, and IO
39
6
4
5
6
7
Byte 1
40
7
3
. A Quad enable of Status Register-2 must be
0
1
2
3
23
41
*
8
IO
Input to Output
Byte 2
4
5
6
7
22
42
0
9
switches from
0
1
2
3
21
43
10
24-Bit Address
Byte 3
4
5
6
7
44
0
1
2
3
45
3
28
Byte 4
4
5
6
7
46
2
29
W25Q80BV
0
1
2
3
47
1
30
4
5
6
7
0
31
R
(see AC

Related parts for W25Q80BVSSIG