AX500-1BG896 ACTEL [Actel Corporation], AX500-1BG896 Datasheet - Page 40

no-image

AX500-1BG896

Manufacturer Part Number
AX500-1BG896
Description
Axcelerator Family FPGAs
Manufacturer
ACTEL [Actel Corporation]
Datasheet
Table 2-21 • 3.3V LVTTL I/O Module
2 -2 6
Parameter
LVTTL Output Drive Strength = 4 (24mA) / High Slew Rate
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
DP
PY
ICLKQ
OCLKQ
SUD
SUE
HD
HE
CPWHL
CPWLH
WASYN
REASYN
HASYN
CLR
PRESET
Axcelerator Family FPGAs
Worst-Case Commercial Conditions V
Input Buffer
Output Buffer
Clock-to-Q for the I/O input register
Clock-to-Q for the IO output register and the I/O enable
register
Data Input Set-Up
Enable Input Set-Up
Data Input Hold
Enable Input Hold
Clock Pulse Width High to Low
Clock Pulse Width Low to High
Asynchronous Pulse Width
Asynchronous Recovery Time
Asynchronous Removal Time
Asynchronous Clear-to-Q
Asynchronous Preset-to-Q
Description
CCA
= 1.425V, V
v2.7
CCI
= 3.0V, T
Min.
0.43
0.45
0.43
'–2' Speed
J
= 70°C (Continued)
Max.
1.72
3.03
0.67
0.67
0.23
0.26
0.00
0.00
0.10
0.00
0.23
0.23
Min.
0.48
0.51
0.48
'–1' Speed
Max.
1.96
3.45
0.77
0.77
0.27
0.30
0.00
0.00
0.10
0.00
0.27
0.27
'Std' Speed
Min.
0.57
0.60
0.57
Max.
2.31
0.90
0.00
0.10
0.00
0.31
0.31
4.06
0.90
0.31
0.35
0.00
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for AX500-1BG896