ORT8850H AGERE [Agere Systems], ORT8850H Datasheet - Page 20

• Manufacturer Part Number: ORT8850H
• Description: Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
• Manufacturer: AGERE [Agere Systems]

ORCA ORT8850 FPSC
Eight-Channel x 850 Mbits/s Backplane Transceiver
Backplane Transceiver Core Detailed
Description
STM Transmitter (FPGA
The synchronous transport module (STM) portion of
the embedded core consists of two slices: STM A and
B. Each STM slice has four STS-12 transmit channels,
which can be treated as a single STS-48 channel. In
general, the transmitter circuit receives four byte-wide
77.76 MHz data from the FPGA, which nominally rep-
resents four STS-12 streams (A, B, C, and D). This
data is synchronized to the system (reference) clock,
and an 8 kHz system frame pulse from the FPGA logic.
Transport overhead bytes are then optionally inserted
into these streams, and the streams are forwarded to
the HSI. All byte timing pulses required to isolate indi-
vidual overhead bytes (e.g., A1, A2, B1, D1—D3, etc.)
are generated internally based on the system frame
pulse (SYS_FP) received from the FPGA logic. All
streams operate byte-wide at 77.76 MHz in all modes.
The TOH processor operates from 25 MHz to
77.76 MHz and supports the following TOH signals: A1
and A2 insertion and optional corruption; H1, H2, and
H3 pass transparently; BIP-8 parity calculation (after
scrambling) and B1 byte insertion and optional corrup-
tion (before scrambling); optional K1 and K2 insert;
optional S1/M0 insert; optional E1/F1/E2 insert;
optional section data communication channel (DCC,
20
20
(continued)
STS-48 IN QUAD STS-12 FORMAT
QUAD STS-12
1, 12
2, 12
3, 12
4, 12
12
24
36
48
Figure 5. Byte Ordering of Input/Output Interface in STS-12 Mode
1, 9
2, 9
3, 9
4, 9
21
33
45
9
1, 6
2, 6
3, 6
4, 6
18
30
42
6
Backplane)
1, 3
2, 3
3, 3
4, 3
15
27
39
3
1, 11
2, 11
3, 11
4, 11
11
23
35
47
1, 8
2, 8
3, 8
4, 8
20
32
44
8
1, 5
2, 5
3, 5
4, 5
17
29
41
5
1, 2
2, 2
3, 2
4, 2
14
26
38
2
D1—D3) and line data communication channel (DCC,
D4—D12) insertion (for intercard communications
channel); scrambling of outgoing data stream with
optional scrambler disabling; and optional stream dis-
abling. All streams operate byte-wide at 77.76 MHz
(622 Mbits/s) or 106.25 MHz (850 Mbits/s) in all modes.
When the ORT8850 is used in nonnetworking applica-
tions as a generic high-speed backplane data mover,
the TOH serial ports are unused or can be used for
slow-speed, off-channel communication between
devices. An optional transparent mode is available
where only the twelve A1 and twelve A2 bytes are used
for frame alignment and synchronization.
Data received on the parallel bus is optionally scram-
bled and transferred to LVDS outputs.
Byte Ordering Information
The STM macro slice (i.e., A, B) supports quad STS-
12, quad STS-3, and quad STS-1 modes of operation
on the input/output ports. STS-48 is also supported, but
it must be received in the quad STS-12 format. When
operating in quad STS-12 mode, each of the indepen-
dent byte streams carries an entire STS-12 within it.
Figure 5 reveals the byte ordering of the individual
STS-12 streams and for STS-48 operation. Note that
the recovered data will always continue to be in the
same order as transmitted.
1, 10
2, 10
3, 10
4, 10
10
22
34
46
1, 7
2, 7
3, 7
4, 7
19
31
43
7
1, 4
2, 4
3, 4
4, 4
16
28
40
4
1, 1
2, 1
3, 1
4, 1
13
25
37
1
STS-12 A
STS-12 B
STS-12 C
STS-12 D
STS-12 A
STS-12 B
STS-12 C
STS-12 D
Agere Systems Inc.
August 2001
Data Sheet
5-8574 (F)