stlc5464 STMicroelectronics, stlc5464 Datasheet - Page 79

no-image

stlc5464

Manufacturer Part Number
stlc5464
Description
Multi-hdlcwith Switching Matrix Associated
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STLC5464
Manufacturer:
ST
0
Part Number:
stlc5464BV2311BP
Manufacturer:
ST
0
IX - EXTERNAL REGISTERS (continued)
Receiver
Tx
A4/0
ERF
EOQ
HALT : The Receive DMA Controller has received HALT or ABORT (on the outside of frame) from the
BE
CFR
IX.5 - Receive Command / Indicate Interrupt
IX.5.1 - Receive Command / Indicate Interrupt when TSV = 0
Time Stamping not validated (bit of GCR Register)
This word is located in the Command/Indicate interrupt queue ; IQSR Register indicates the size of this
interrupt queue located in the external memory.
NS
G0
A2/0
C6/1
bit15
NS
: Tx = 0, Receiver
: Rx HDLC Channel 0 to 31
: Error detected on Received Frame
: End of Queue
: Buffer Filled
: Correctly Frame Received
: New Status.
: G0 = 0, GCI 0 corresponding to DIN4 input and DOUT4 output.
: COMMAND/INDICATE Channel 0 to 7 being owned by GCI 0 or GCI 1
: New Primitive received twice consecutively
Nu
An error such as CRC not correct, Abort, Overflow has been detected.
The receive DMA Controller has encountered the current receive Descriptor with EOQ at ”1”.
DMA Controller is waiting ”Continue” from microprocessor.
microprocessor; it is waiting ”Continue” from the microprocessor.
If IBC bit of Receiver Descriptor is at ‘1’, the Receive DMA Controller puts BF at”1” when it has
filled the current buffer with data from the received frame.
A receive frame is ended with a correct CRC. The end ofthe frame islocated in the last descriptor
if several Descriptors.
Before writing the features of event in the external memory the Interrupt Controller reads the
NS bit :
if NS = 0, the Interrupt Controller puts this bit at ‘1’ when it writes the new primitive which has
been received.
if NS = 1, the Interrupt Controller puts ICOV bit at ‘1’ to generate an interrupt (IR Register).
When the microprocessor has read the status word, it puts this bit at ‘0’ to acknowledge the new
status. This location becomes free for the Interrupt Controller.
G0 = 1, GCI 1 corresponding to DIN5 input and DOUT5 output.
Nu
Nu
G0
A2
A1
bit8
A0
bit7
Nu
Nu
C6
C5
C4
C3
STLC5464
C2
bit 0
79/83
C1

Related parts for stlc5464