stlc5464 STMicroelectronics, stlc5464 Datasheet - Page 69

no-image

stlc5464

Manufacturer Part Number
stlc5464
Description
Multi-hdlcwith Switching Matrix Associated
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STLC5464
Manufacturer:
ST
0
Part Number:
stlc5464BV2311BP
Manufacturer:
ST
0
VIII - INTERNAL REGISTERS (continued)
VIII.23 - Transmit Monitor Address Register - TMAR (2C)H
When this register is written by the microprocessor, these different bits mean :
READ : READ MON MEMORY
MA 0/2 : TRANSMIT MONITOR ADDRESS
G0
NOB
L
FABT : FABT = 1, the current message is aborted by the transmitter.
TIV
If 8 bit microprocessor the Data (TMDR Register) is taken into account by the transmitter after writing bits
8 to 15 of this register.
Transmit Monitor Address Register (after reading)
When this register is read by the microprocessor, these different bits mean :
READ, MA0/2, G0 have same definition as already described for the write register cycle.
IDLE
EXE
NOBT : NUMBER OF BYTE which has been transmitted.
L
ABT
TO
bit15
bit15
0
0
: This bit defines one of two GCI multiplexes.
: NUMBER OF BYTE to be transmitted
: Last byte
: Timer interrupt is Validated
: When this bit is at ”1”, IDLE (all 1’s) is transmitted during the channel validation.
: EXECUTED
: Last byte ; this L bit is the L bit which has been written by the microprocessor.
: ABORT
: Time Out one millisecond
G0
G0
READ=1, READ MON MEMORY.
READ=0, WRITE MON MEMORY.
MA 0/2 :These bits define one of eight Monitor Channel if validated.
G0 = 0, TDM4 is selected.
G0 = 1, TDM5 is selected.
NOB = 1, One byte to transmit.
NOB = 0, Two bytes to transmit.
L = 1, the word (or the byte) located in the Transmit Monitor Data Register (TMDR) is the last.
L = 0, the word (or the byte) located in the Transmit Monitor Data Register (TMDR) is not the
last.
TIV = 1, Time Out alarm generates an interrupt when the timer has expired.
TIV = 0, Time Out alarm is masked.
When this status bit is at ”1”, the command written previously by the microprocessor has been
executed and a new word can be stored in the Transmit Monitor Data Register (TMDR) by the
microprocessor.
When this bit is at ”0”, the command written previously by the microprocessor has not yet been
executed.
NOBT = 1, the first byte is transmitting.
NOB T = 0, the second byte is transmitting, the first byte has been transmitted.
ABT=1, the remote receiver has aborted the current message.
TO = 1, the remote receiver has not acknowledged the byte which has been transmitted one
millisecond ago.
MA2
MA2
MA1
MA1
MA0
MA0
READ
READ
Nu
Nu
After reset (000F)
bit8
bit8
Nu
Nu
bit7
bit7
Nu
Nu
H
Nu
Nu
TIV
TO
FABT
ABT
L
L
NOBT EXE
NOB
STLC5464
0
IDLE
bit 0
bit 0
69/83
Nu

Related parts for stlc5464