ADV7343BSTZ Analog Devices Inc, ADV7343BSTZ Datasheet - Page 96

• Manufacturer Part Number: ADV7343BSTZ
• Description: IC ENCODER VIDEO W/DAC 64-LQFP
• Manufacturer: Analog Devices Inc
• Type: Video Encoderr

Specifications of ADV7343BSTZ

• Applications: DVD, Blu-Ray
• Voltage - Supply, Analog: 3.3V
• Voltage - Supply, Digital: 1.8V
• Mounting Type: Surface Mount
• Package / Case: 64-LQFP
• Supply Voltage Range: 1.71V To 1.89V
• Operating Temperature Range: -40°C To +85°C
• Tv / Video Case Style: LQFP
• No. Of Pins: 64
• Svhc: No SVHC (18-Jun-2010)
• Operating Temperature Max: 85°C
• Operating: RoHS Compliant
• Input Format: Digital
• Output Format: Analogue
• Dac Resolution: 11bit
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADV7342/ADV7343
ENHANCED DEFINITION
Table 86. ED Configuration Scripts
Input Format
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
525p at 59.94 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
625p at 50 Hz
1
Table 87. 8-Bit 525p YCrCb In (EAV/SAV), YPrPb Out
Subaddress
0x17
0x00
0x01
0x30
0x31
Table 88. 8-Bit 525p YCrCb In, YPrPb Out
Subaddress
0x17
0x00
0x01
0x30
0x31
SDR = single data rate; DDR = dual data rate.
Setting
0x02
0x1C
0x20
0x04
0x01
Setting
0x02
0x1C
0x20
0x00
0x01
Input Data Width
8-bit DDR
8-bit DDR
8-bit DDR
16-bit SDR
16-bit SDR
16-bit SDR
16-bit SDR
24-bit SDR
24-bit SDR
24-bit SDR
24-bit SDR
24-bit SDR
8-bit DDR
8-bit DDR
8-bit DDR
8-bit DDR
16-bit SDR
16-bit SDR
16-bit SDR
16-bit SDR
24-bit SDR
24-bit SDR
24-bit SDR
24-bit SDR
24-bit SDR
Description
Software reset.
All DACs enabled. PLL enabled (8×).
ED-DDR input mode. Luma data
clocked on falling edge of CLKIN.
525p at 59.94 Hz. EAV/SAV synchro-
nization. EIA-770.2 output levels.
Pixel data valid.
Description
Software reset.
All DACs enabled. PLL enabled (8×).
ED-DDR input mode. Luma data
clocked on falling edge of CLKIN.
525p at 59.94 Hz. HSYNC/VSYNC
synchronization. EIA-770.2 output
levels.
Pixel data valid.
1
Synchronization Format
EAV/SAV
HSYNC / VSYNC
EAV/SAV
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
EAV/SAV
HSYNC / VSYNC
HSYNC / VSYNC
Rev. A | Page 96 of 104
Input Color Space
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
RGB
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
YCrCb
RGB
Table 89. 8-Bit 525p YCrCb In (EAV/SAV), RGB Out
Subaddress
0x17
0x00
0x01
0x02
0x30
0x31
Table 90. 16-Bit 525p YCrCb In (EAV/SAV), YPrPb Out
Subaddress
0x17
0x00
0x01
0x30
0x31
0x02
0x1C
0x20
0x10
0x04
0x01
0x02
0x1C
0x10
0x04
0x01
Setting
Setting
Output Color Space
YPrPb
YPrPb
RGB
YPrPb
YPrPb
RGB
RGB
YPrPb
YPrPb
RGB
RGB
RGB
YPrPb
YPrPb
RGB
RGB
YPrPb
YPrPb
RGB
RGB
YPrPb
YPrPb
RGB
RGB
RGB
Description
Software reset.
All DACs enabled. PLL enabled (8×).
ED-DDR input mode. Luma data
clocked on falling edge of CLKIN.
RGB output enabled. RGB output sync
enabled.
525p at 59.94 Hz. EAV/SAV synchro-
nization. EIA-770.2 output levels.
Pixel data valid.
Description
Software reset.
All DACs enabled. PLL enabled (8×).
ED-SDR input mode.
525p at 59.94 Hz. EAV/SAV synchroni-
zation. EIA-770.2 output levels.
Pixel data valid.
Table Number
Table 87
Table 88
Table 89
Table 90
Table 91
Table 92
Table 93
Table 94
Table 95
Table 96
Table 97
Table 98
Table 99
Table 100
Table 101
Table 102
Table 103
Table 104
Table 105
Table 106
Table 107
Table 108
Table 109
Table 110
Table 111