ADV7343BSTZ Analog Devices Inc, ADV7343BSTZ Datasheet - Page 48

IC ENCODER VIDEO W/DAC 64-LQFP

ADV7343BSTZ

Manufacturer Part Number
ADV7343BSTZ
Description
IC ENCODER VIDEO W/DAC 64-LQFP
Manufacturer
Analog Devices Inc
Type
Video Encoderr
Datasheet

Specifications of ADV7343BSTZ

Applications
DVD, Blu-Ray
Voltage - Supply, Analog
3.3V
Voltage - Supply, Digital
1.8V
Mounting Type
Surface Mount
Package / Case
64-LQFP
Supply Voltage Range
1.71V To 1.89V
Operating Temperature Range
-40°C To +85°C
Tv / Video Case Style
LQFP
No. Of Pins
64
Svhc
No SVHC (18-Jun-2010)
Operating Temperature Max
85°C
Operating
RoHS Compliant
Input Format
Digital
Output Format
Analogue
Dac Resolution
11bit
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADV7343BSTZ
Manufacturer:
ADI
Quantity:
301
Part Number:
ADV7343BSTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADV7343BSTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADV7343BSTZ-3
Manufacturer:
ADI
Quantity:
246
Company:
Part Number:
ADV7343BSTZ-3
Quantity:
626
Company:
Part Number:
ADV7343BSTZ-3
Quantity:
320
ADV7342/ADV7343
Whether the ED/HD Y data is clocked in on the rising or falling
edge of CLKIN_B is determined by Subaddress 0x01, Bits[2:1]
(see the input sequence shown in Figure 52 and Figure 53).
Figure 56. Simultaneous SD and HD Example Application
Figure 55. Simultaneous SD and ED Example Application
DECODER
DECODER
DECODER
DECODER
SD
HD
SD
HD
1080i
1035i
525p
625p
720p
OR
OR
OR
74.25MHz
74.25MHz
27MHz
YCrCb
CrCb
Y
27MHz
YCrCb
CrCb
Y
8
8
3
2
8
2
8
8
8
3
P_HSYNC,
P_BLANK
P_HSYNC,
P_BLANK
S_VSYNC,
S_HSYNC
CLKIN_A
S[7:0]
C[7:0]
Y[7:0]
P_VSYNC,
CLKIN_B
S_VSYNC,
S_HSYNC
CLKIN_A
S[7:0]
C[7:0]
Y[7:0]
P_VSYNC,
CLKIN_B
ADV7342/
ADV7342/
ADV7343
ADV7343
Rev. A | Page 48 of 104
ENHANCED DEFINITION ONLY (AT 54 MHz)
Subaddress 0x01, Bits[6:4] = 111
Enhanced definition (ED) YCrCb data can be input in an
interleaved 4:2:2 format on an 8-bit bus at a rate of 54 MHz.
A 54 MHz clock signal must be provided on the CLKIN_A pin.
Input synchronization signals are provided on the P_HSYNC ,
P_VSYNC , and P_BLANK pins.
The interleaved pixel data is input on Pin Y7 to Pin Y0, with
Pin Y0 being the LSB.
CLKIN_A
Y[7:0]
Figure 57. ED Only (at 54 MHz) Input Sequence (EAV/SAV)
Figure 58. ED Only (at 54 MHz) Example Application
INTERLACED TO
PROGRESSIVE
3FF
DECO DER
MPEG2
YCrCb
00
54MHz
YCrCb
00
XY
8
3
Cb0
P_VSYNC,
P_HSYNC,
P_BLANK
CLKIN_A
Y[7:0]
ADV7342/
ADV7343
Y0
Cr0
Y1

Related parts for ADV7343BSTZ