MC9S08GB60ACFUE Freescale, MC9S08GB60ACFUE Datasheet - Page 276

MC9S08GB60ACFUE

Manufacturer Part Number
MC9S08GB60ACFUE
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S08GB60ACFUE

Cpu Family
HCS08
Device Core Size
8b
Frequency (max)
40MHz
Interface Type
I2C/SCI/SPI
Total Internal Ram Size
4KB
# I/os (max)
56
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
1.8/2.08V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
64
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
60KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08GB60ACFUE
Manufacturer:
EM
Quantity:
12 000
Part Number:
MC9S08GB60ACFUE
Manufacturer:
FREESCAL
Quantity:
1 045
Part Number:
MC9S08GB60ACFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GB60ACFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08GB60ACFUE
0
Part Number:
MC9S08GB60ACFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Appendix A Electrical Characteristics
A.9.1
1
2
3
4
276
Bus frequency (t
Real-time interrupt internal oscillator period
External reset pulse width
Reset low drive
Active background debug mode latch setup time
Active background debug mode latch hold time
IRQ pulse width
Port rise and fall time (load = 50 pF)
This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to
override reset requests from internal sources.
When any reset is initiated, internal circuitry drives the reset pin low for about 34 cycles of f
on the reset pin about 38 cycles later to distinguish external reset requests from internal requests.
This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or
may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.
Timing is shown with respect to 20% V
Slew rate control disabled
Slew rate control enabled
Control Timing
2
3
cyc
= 1/f
RESET PIN
Bus
Parameter
1
Figure A-12. Active Background Debug Mode Latch Timing
)
BKGD/MS
4
RESET
DD
and 80% V
MC9S08GB60A Data Sheet, Rev. 2
Table A-10. Control Timing
Figure A-11. Reset Timing
t
MSSU
DD
levels. Temperature range –40°C to 85°C.
t
Symbol
Rise
t
t
t
MSSU
t
rstdrv
t
f
extrst
t
MSH
t
ILIH
Bus
RTI
extrst
, t
Fall
f
f
1.5 x t
Self_reset
Self_reset
1.5 x
34 x
Min
700
dc
25
25
cyc
t
MSH
Self_reset
Typical
30
3
and then samples the level
Freescale Semiconductor
1300
Max
20
MHz
Unit
μs
ns
ns
ns
ns
ns
ns

Related parts for MC9S08GB60ACFUE