RG82845G S L66F Intel, RG82845G S L66F Datasheet - Page 52
RG82845G S L66F
Manufacturer Part Number
RG82845G S L66F
Description
Manufacturer
Intel
Datasheet
1.RG82845G_S_L66F.pdf
(193 pages)
Specifications of RG82845G S L66F
Lead Free Status / RoHS Status
Not Compliant
- Current page: 52 of 193
- Download datasheet (3Mb)
Register Description
3.5.1.4
52
PCISTS
Address Offset:
Default Value:
Access:
Size:
PCISTS is a 16-bit status register that reports the occurrence of error events on Device 0’s PCI
interface. Bit 14 is read/write clear. All other bits are Read Only. Since GMCH Device 0 does not
physically reside on PCI_A, many of the bits are not implemented.
10:9
Bit
6:5
3:0
15
14
13
12
11
8
7
4
Detected Parity Error (DPE)—RO. Hardwired to 0. Not implemented.
Signaled System Error (SSE)—R/WC.
0 = SERR message not generated for Device 0 SERR condition.
1 = GMCH Device 0 generated an SERR message over the hub interface for any enabled Device 0
NOTE: Software clears this bit by writing a 1 to it.
Received Master Abort Status (RMAS)—RO. This bit is set when the GMCH generates a hub
interface request that receives a Master Abort completion packet or Master Abort Special Cycle.
Received Target Abort Status (RTAS)—RO. This bit is set when the GMCH generates a hub
interface request that receives a Target Abort completion packet or Target Abort Special Cycle.
Signaled Target Abort Status (STAS)—RO. Hardwired to 0. Not implemented. The GMCH will not
generate a Target Abort HI completion packet or Special Cycle.
DEVSEL Timing (DEVT)—RO. Hardwired to 00. Device 0 does not physically connect to PCI_A.
These bits are set to “00” (fast decode) so that optimum DEVSEL timing for PCI_A is not limited by
the GMCH.
Master Data Parity Error Detected (DPD)—RO. Hardwired to 0. PERR signaling and messaging
are not implemented by the GMCH.
Fast Back-to-Back (FB2B)—RO. Hardwired to 1. Device 0 does not physically connect to PCI_A.
This bit is set to 1 (indicating fast back-to-back capability) so that the optimum setting for PCI_A is
not limited by the GMCH.
Reserved.
Capability List (CLIST)—RO. Hardwired to 1. This indicates to the configuration software that this
device/function implements a list of new capabilities. A list of new capabilities is accessed via
CAPPTR register (offset 34h). The CAPPTR register contains an offset pointing to the start address
within configuration space of this device where the AGP Capability standard register resides.
Reserved.
—
error condition. Device 0 error conditions are enabled in the PCICMD and ERRCMD registers.
Device 0 error flags are read/reset from the PCISTS or ERRSTS registers. Software sets SSE
to 0 by writing a 1 to this bit.
PCI Status Register (Device 0)
06–07h
0090h
RO, R/WC
16 bits
Intel
Description
®
82845G/82845GL/82845GV GMCH Datasheet
Related parts for RG82845G S L66F
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel Strataflash Memory28F128J3 28F640J3 28F320J3
Manufacturer:
Intel Corporation
Datasheet: