LPC47M142-NC Standard Microsystems (SMSC), LPC47M142-NC Datasheet - Page 143

• Manufacturer Part Number: LPC47M142-NC
• Manufacturer: Standard Microsystems (SMSC)

Specifications of LPC47M142-NC

• Lead Free Status / RoHS Status: Not Compliant

SMSC DS – LPC47M14X
GP42
Default =0x01
on VTR POR
GP43
Default = 0x01
on VTR POR
Bits[3:2] are reset
(cleared) on VCC
POR, VTR POR and
Hard Reset
GP50
Default = 0x01
on VTR POR
NAME
REG OFFSET
(R/W)
(R/W)
(R/W)
(hex)
3D
3E
3F
General Purpose I/0 bit 4.2
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=nIO_PME
Note: configuring this pin function as output with non-
inverted polarity will give an active low output signal. The
output type can be either open drain or push-pull.
0=Basic GPIO function
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 4.3
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11=Either Edge Triggered Interrupt Input 3 (Note 1)
10=Reserved01=Device Disable Register Control. The
GP43 pin is an input, with non-inverted polarity. When
bits[3:2]=01, they cannot be changed by writing to these
bits; they are cleared by VCC POR, Hard Reset and VTR
POR. That is, when the DDRC function is selected for this
pin, it cannot be changed, except by a VCC POR, Hard
Reset or VTR POR.
00=Basic GPIO function
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 5.0
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11=Reserved
10=Reserved
01=nRI2 (Note 9)
00=GPIO
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
The Device Disable register is controlled by the value of
the GP43 pin as follows:
If the GP43 pin is high, the Device Disable Register is
If the GP43 pin is low, the Device Disable Register is
Page 143
Read-Only.
Read/Write.
DESCRIPTION
Rev. 03/19/2001