EP3SL150F780I3N Altera, EP3SL150F780I3N Datasheet - Page 902
EP3SL150F780I3N
Manufacturer Part Number
EP3SL150F780I3N
Description
Stratix III
Manufacturer
Altera
Datasheet
1.EP3SL110.pdf
(904 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP3SL150F780I3N
Manufacturer:
PMI
Quantity:
4
Company:
Part Number:
EP3SL150F780I3N
Manufacturer:
AVX
Quantity:
2
Company:
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
Quantity:
546
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3SL150F780I3N WWW.YIBEIIC.COM
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- Current page: 902 of 904
- Download datasheet (13Mb)
Glossary
1–390
Stratix III Device Handbook, Volume 2
Table 1–206. Glossary Table
Letter
S
SW (sampling
window)
Single-ended
Voltage
Referenced I/O
Standard
Subject
The period of time during which the data must be valid in order to capture it correctly.
The setup and hold times determine the ideal strobe position within the sampling
window (the following figure):
Timing Diagram
The JEDEC standard for SSTl and HSTL I/O standards defines both the AC and DC
input signal values. The AC values indicate the voltage levels at which the receiver
must meet its timing specifications. The DC values indicate the voltage levels at
which the final logic state of the receiver is unambiguously defined. Once the
receiver input has crossed the AC value, the receiver will change to the new logic
state.
The new logic state will then be maintained as long as the input stays beyond the AC
threshold. This approach is intended to provide predictable receiver timing in the
presence of input waveform ringing (The following figure):
Single-Ended Voltage Referenced I/O Standard
0.5 x TCCS
V
V
OH
OL
RSKM
Sampling Window
Bit Time
(SW)
Definitions
V
REF
RSKM
0.5 x TCCS
V
V
IH(DC)
IL(DC)
Altera Corporation
November 2007
V
V
IH ( AC )
IL(AC )
V
CCIO
V
SS
Related parts for EP3SL150F780I3N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: