M30260F6AGP#U5A Renesas Electronics America, M30260F6AGP#U5A Datasheet - Page 225

• Manufacturer Part Number: M30260F6AGP#U5A
• Description: IC M16C MCU FLASH 48K 48LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/Tiny/26r

Specifications of M30260F6AGP#U5A

• Core Processor: M16C/60
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, PWM, Voltage Detect, WDT
• Number Of I /o: 39
• Program Memory Size: 48KB (48K x 8)
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 48-LQFP
• Cpu Family: R8C
• Device Core Size: 16b
• Frequency (max): 20MHz
• Interface Type: UART
• Total Internal Ram Size: 2KB
• # I/os (max): 39
• Number Of Timers - General Purpose: 8
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 3V
• On-chip Adc: 12-chx10-bit
• Instruction Set Architecture: CISC
• Operating Temp Range: -20C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 48
• Package Type: LQFP
• Package: 48LQFP
• Family Name: R8C
• Maximum Speed: 20 MHz
• Operating Supply Voltage: 3.3|5 V
• Data Bus Width: 16 Bit
• Number Of Programmable I/os: 39
• Number Of Timers: 8
• For Use With: R0K33026AS000BE - KIT DEV EVALUATION M16C/26A
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Compliant

M
R
R
e
E
1
. v
J
6
0
Figure 14.1.8.1 Operation Example in Delayed Trigger Mode1
C
2
9
2 /
0 .
B
•Example when selecting AN
0
0
6
2
A
0
F
2
G
e
AD
AD
0 -
AD
b
o r
TRG
1 .
TRG
2
TRG
u
0
•Example 1: When AD
•Example 2: When AD
, 5
pin input
pin input
0
p
pin input
•Example 3: When AD
2
(
0
M
0
1
7
AN
AN
AN
AN
AN
AN
AN
AN
AN
AN
AN
AN
6
C
0
1
2
3
0
1
2
3
page 206
0
1
2
3
2 /
6
, A
0
TRG
TRG
to AN
M
TRG
1
pin falling edge is generated during AN
pin falling edge is generated again after AN
f o
6
pin falling edge is generated more than two times after AN
3
C
3
to analog input pins (SCAN1 to SCAN0=01
2 /
2
9
6
, B
M
1
6
C
2 /
6
) T
(invalid)
0
pin conversion
0
pin conversion
2
)
0
(valid after single sweep conversion)
pin conversion
A/D pin input
voltage sampling
A/D pin conversion
14. A/D Converter