R0K561668S000BE Renesas Electronics America, R0K561668S000BE Datasheet - Page 457

• Manufacturer Part Number: R0K561668S000BE
• Description: KIT STARTER FOR H8SX/1668
• Manufacturer: Renesas Electronics America
• Series: H8®r
• Type: MCUr

Specifications of R0K561668S000BE

• For Use With/related Products: H8SX/1668
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Contents: -
• Lead Free Status / Rohs Status: Supplier Unconfirmed

Arithmetic operations (109)
Instructio
n
SUB
Mnemonic
SUB.L @(d:32,ERs),@ERd-
SUB.L @(d:32,ERs),@+ERd
SUB.L @(d:32,ERs),@-ERd
SUB.L @(d:32,ERs),@(d:2,ERd)
SUB.L @(d:32,ERs),@(d:16,ERd)
SUB.L @(d:32,ERs),@(d:32,ERd)
SUB.L @(d:32,ERs),@(d:16,Rd.B)
SUB.L @(d:32,ERs),@(d:16,Rd.W) L 6 7 9
SUB.L @(d:32,ERs),@(d:16,ERd.L)
SUB.L @(d:32,ERs),@(d:32,Rd.B)
SUB.L @(d:32,ERs),@(d:32,Rd.W)
SUB.L @(d:32,ERs),@(d:32,ERd.L)
SUB.L @(d:32,ERs),@aa:16
SUB.L @(d:32,ERs),@aa:32
SUB.L @(d:16,Rs.B),@ERd
SUB.L @(d:16,Rs.B),@ERd+
SUB.L @(d:16,Rs.B),@ERd-
SUB.L @(d:16,Rs.B),@+ERd
SUB.L @(d:16,Rs.B),@-ERd
SUB.L @(d:16,Rs.B),@(d:2,ERd)
SUB.L @(d:16,Rs.B),@(d:16,ERd)
SUB.L @(d:16,Rs.B),@(d:32,ERd)
SUB.L @(d:16,Rs.B),@(d:16,Rd.B)
SUB.L @(d:16,Rs.B),@(d:16,Rd.W)
SUB.L @(d:16,Rs.B),@(d:16,ERd.L)
L 5 6 8
L 5 7 9
L 5 7 9
L 6 7 9
L 7 7 1
L 6 7 9
L 7 7 1
L 7 7 1
L 7 7 1
L 7 6 1
L 4 6 7
L 4 6 7
L 4 6 7
L 4 7 8
L 4 7 8
L 5 7 8
L 6 7 9
L 5 7 8
L 5 7 8
L 5 7 8
L 5 7 9
L 6 7 9
L 6 6 9
L 4 7 8
Addressing Mode
D
S
S
S
S
S
S
S D
S D
S D
S D
S D
S D
S
S
D S
D S
D S
S
S D
S D
S D
S D
S
S
S
D
D
D
D
D
Operation 1
Operation 2
ERd32+4→ERd32 @ERd
ERd32-4→ERd32 @ERd
ERd32+4→ERd32 @ERd
ERd32-4→ERd32 @ERd
Operation 3
@ERd
@(4/8/12+ERd)
@(d:16+ERd)
@(d:32+ERd)
@(d:16+RdL<<2) -
@(d:16+Rd<<2)
@(d:16+ERd<<2) -
@(d:32+RdL<<2) -
@(d:32+Rd<<2)
@(d:32+ERd<<2) -
@aa:16
@aa:32
@ERd
@ERd
@ERd
@(4/8/12+ERd)
@(d:16+ERd)
@(d:32+ERd)
@(d:16+RdL<<2) -
@(d:16+Rd<<2)
@(d:16+ERd<<2) -
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
@(d:32+ERs)
@(d:32+ERs)
@(d:32+ERs)
@(d:32+ERs)
@(d:32+ERs)
@(d:32+ERs)
@(d:32+ERs)
@(d:32+ERs)
@(d:32+ERs)
@(d:32+ERs)
@(d:32+ERs)
@(d:32+ERs)
@(d:32+ERs)
@(d:32+ERs)
@(d:16+RsL<<2) → @ERd
@(d:16+RsL<<2) → @ERd
@(d:16+RsL<<2) → @ERd
@(d:16+RsL<<2) → @ERd
@(d:16+RsL<<2) → @ERd
@(d:16+RsL<<2) → @(4/8/12+ERd)
@(d:16+RsL<<2) → @(d:16+ERd)
@(d:16+RsL<<2) → @(d:32+ERd)
@(d:16+RsL<<2) → @(d:16+RdL<<2)
@(d:16+RsL<<2) → @(d:16+Rd<<2)
@(d:16+RsL<<2) → @(d:16+ERd<<2)
Operation*
6
→ @ERd
→ @ERd
→ @ERd
→ @(4/8/12+ERd)
→ @(d:16+ERd)
→ @(d:32+ERd)
→ @(d:16+RdL<<2)
→ @(d:16+Rd<<2)
→ @(d:16+ERd<<2)
→ @(d:32+RdL<<2)
→ @(d:32+Rd<<2)
→ @(d:32+ERd<<2)
→ @aa:16
→ @aa:32
Operation 4
Operation 5
ERd32-4→ERd32 
ERd32+4→ERd32 
ERd32-4→ERd32 






















I
Condition Code*
H
N
Z
V
2
C