ATAVRMC321 Atmel, ATAVRMC321 Datasheet - Page 162

• Manufacturer Part Number: ATAVRMC321
• Description: KIT EVAL MOTOR CTRL LOW COST
• Manufacturer: Atmel
• Series: AVR®r

Specifications of ATAVRMC321

• Main Purpose: Power Management, Motor Control
• Embedded: Yes, MCU, 8-Bit
• Utilized Ic / Part: ATtinyx61
• Primary Attributes: 3-Ph BLDC, Brushed DC, Stepper Motor- Controller Board
• Secondary Attributes: Includes ATAVRMC300 Power Driver Board
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

15.13.5
15.13.6
162
ATtiny261/461/861
DIDR0 – Digital Input Disable Register 0
DIDR1 – Digital Input Disable Register 1
Table 15-6.
• Bits 7:4,2:0 – ADC6D:ADC0D: ADC6:0 Digital Input Disable
When this bit is written logic one, the digital input buffer on the corresponding ADC pin is dis-
abled. The corresponding PIN register bit will always read as zero when this bit is set. When an
analog signal is applied to the ADC7:0 pin and the digital input from this pin is not needed, this
bit should be written logic one to reduce power consumption in the digital input buffer.
• Bit 3 – AREFD: AREF Digital Input Disable
When this bit is written logic one, the digital input buffer on the AREF pin is disabled. The corre-
sponding PIN register bit will always read as zero when this bit is set. When an analog signal is
applied to the AREF pin and the digital input from this pin is not needed, this bit should be written
logic one to reduce power consumption in the digital input buffer.
• Bits 7:4 – ADC10D:ADC7D: ADC10:7 Digital Input Disable
When this bit is written logic one, the digital input buffer on the corresponding ADC pin is dis-
abled. The corresponding PIN register bit will always read as zero when this bit is set. When an
analog signal is applied to the ADC10:7 pin and the digital input from this pin is not needed, this
bit should be written logic one to reduce power consumption in the digital input buffer.
Bit
0x01 (0x21)
Read/Write
Initial Value
Bit
0x02 (0x22)
Read/Write
Initial Value
ADTS2
1
1
1
ADC Auto Trigger Source Selections
7
ADC6D
R/W
0
ADC10D
R/W
7
0
6
ADC5D
R/W
0
ADC9D
ADTS1
R/W
6
0
0
1
1
5
ADC4D
R/W
0
ADC8D
R/W
5
0
4
ADC3D
R/W
0
ADC7D
R/W
ADTS0
4
0
1
0
1
3
AREFD
R/W
0
R
3
0
-
Trigger Source
Timer/Counter0 Compare Match B
Timer/Counter1 Overflow
Watchdog Interrupt Request
2
ADC2D
R/W
0
R
2
0
1
ADC1D
R/W
0
R
1
0
0
ADC0D
0
R/W
R
0
0
2588E–AVR–08/10
DIDR0
DIDR1