MC9S08GB32 Motorola, MC9S08GB32 Datasheet - Page 71

no-image

MC9S08GB32

Manufacturer Part Number
MC9S08GB32
Description
Microcontrollers
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08GB32ACFUE
Manufacturer:
FREESCALE
Quantity:
319
Part Number:
MC9S08GB32ACFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC9S08GB32ACFUE
Quantity:
1 230
Part Number:
MC9S08GB32CFU
Manufacturer:
QFP
Quantity:
513
Part Number:
MC9S08GB32CFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GB32CFUE
Manufacturer:
QFP
Quantity:
672
Part Number:
MC9S08GB32CFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GB32CFUE
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC9S08GB32CFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
LVD — Low Voltage Detect
5.8.3
This register contains a single write-only control bit. A serial background command such as
WRITE_BYTE must be used to write to SBDFR. Attempts to write this register from a user program are
ignored. Reads always return $00.
BDFR — Background Debug Force Reset
5.8.4
This register may be read at any time. Bits 3 and 2 are unimplemented and always read 0. This is a
write-once register so only the first write after reset is honored. Any subsequent attempt to write to SOPT
(intentionally or unintentionally) is ignored to avoid accidental changes to these sensitive settings. SOPT
should be written during the user’s reset initialization program to set the desired controls even if the desired
settings are the same as the reset settings.
Freescale Semiconductor
If the LVD reset is enabled (LVDE = LVDRE = 1) and the supply drops below the LVD trip voltage,
an LVD reset occurs. The LVD function is disabled when the MCU enters stop. To maintain LVD
operation in stop, the LVDSE bit must be set.
A serial background mode command such as WRITE_BYTE allows an external debug host to force a
target system reset. Writing 1 to this bit forces an MCU reset. This bit cannot be written from a user
program.
1
BDFR is writable only through serial background debug commands, not from user programs.
1 = Reset caused by LVD trip or POR.
0 = Reset not caused by LVD trip or POR.
System Background Debug Force Reset Register (SBDFR)
System Options Register (SOPT)
Figure 5-4. System Background Debug Force Reset Register (SBDFR)
Reset:
Reset:
Read:
Write:
Read:
Write:
COPE
Bit 7
Bit 7
Figure 5-5. System Options Register (SOPT)
0
0
1
= Unimplemented or Reserved
= Unimplemented or Reserved
MC9S08GB/GT Data Sheet, Rev. 2.3
COPT
6
0
0
6
1
STOPE
5
0
0
5
0
Reset, Interrupt, and System Control Registers and Control Bits
4
0
0
4
1
3
0
0
3
0
0
2
0
0
2
0
0
BKGDPE
1
0
0
1
1
BDFR
Bit 0
Bit 0
0
0
1
1
71

Related parts for MC9S08GB32