MMC2114 MOTOROLA [Motorola, Inc], MMC2114 Datasheet - Page 570

no-image

MMC2114

Manufacturer Part Number
MMC2114
Description
M CORE Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MMC2114CFCAF33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2114CFCAG33
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MMC2114CFCAG33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2114CFCAG33
Manufacturer:
FREESCALE
Quantity:
8 000
Part Number:
MMC2114CFCAG33
Manufacturer:
XILINX
0
Company:
Part Number:
MMC2114CFCAG33
Quantity:
62
Part Number:
MMC2114CFCPU33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2114CFCPV33
Manufacturer:
MOTOLOLA
Quantity:
853
JTAG Test Access Port and OnCE
22.5.5 HIGHZ Instruction
22.5.6 CLAMP Instruction
22.5.7 BYPASS Instruction
Advance Information
570
state until TRST is asserted. While the OnCE TAP controller is enabled,
the top-level JTAG remains transparent.
The HIGHZ instruction is provided as a manufacturer’s optional public
instruction to prevent having to backdrive the output pins during
circuit-board testing. When HIGHZ is invoked, all output drivers,
including the 2-state drivers, are turned off (for example, high
impedance). The instruction selects the Bypass Register. HIGHZ also
asserts internal reset for the system logic to force a predictable internal
state.
The CLAMP instruction selects the Bypass Register and asserts internal
reset while simultaneously forcing all output pins and bidirectional pins
configured as outputs to the fixed values that are preloaded and held in
the Boundary Scan Update Register. This instruction enhances test
efficiency by reducing the overall shift path to a single bit (the Bypass
Register) while conducting an EXTEST type of instruction through the
Boundary Scan Register.
The BYPASS instruction selects the single-bit Bypass Register, creating
a single-bit shift register path from the TDI pin to the Bypass Register to
the TDO pin. This instruction enhances test efficiency by reducing the
overall shift path when a device other than the processor becomes the
device under test on a board design with multiple chips on the overall
IEEE 1149.1 standard defined boundary scan chain. The Bypass
Register has been implemented in accordance with IEEE 1149.1
standard so that the shift register state is set to logic 0 on the rising edge
of TCLK following entry into the capture-DR state. Therefore, the first bit
to be shifted out after selecting the Bypass Register is always a logic 0
(to differentiate a part that supports an IDCODE register from a part that
supports only the Bypass Register).
Freescale Semiconductor, Inc.
For More Information On This Product,
JTAG Test Access Port and OnCE
Go to: www.freescale.com
MMC2114 • MMC2113 • MMC2112 — Rev. 1.0
MOTOROLA

Related parts for MMC2114