MMC2114 MOTOROLA [Motorola, Inc], MMC2114 Datasheet - Page 456

no-image

MMC2114

Manufacturer Part Number
MMC2114
Description
M CORE Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MMC2114CFCAF33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2114CFCAG33
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MMC2114CFCAG33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2114CFCAG33
Manufacturer:
FREESCALE
Quantity:
8 000
Part Number:
MMC2114CFCAG33
Manufacturer:
XILINX
0
Company:
Part Number:
MMC2114CFCAG33
Quantity:
62
Part Number:
MMC2114CFCPU33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2114CFCPV33
Manufacturer:
MOTOLOLA
Quantity:
853
Queued Analog-to-Digital Converter (QADC)
Advance Information
456
PF2 — Queue 2 Pause Flag
or when the currently completed CCW is in the last location of the
CCW RAM.
When CF2 is set and queue 2 completion interrupts are enabled
(CIE2 = 1), the QADC requests an interrupt. The interrupt request is
cleared when a 0 is written to the CF2 bit after it has been read as a
1. Once set, CF2 can be cleared only by a reset or by writing a 0 to it.
CF2 is updated by the QADC regardless of whether the
corresponding interrupt is enabled. This allows polled recognition of
queue 2 scan completion.
PF2 indicates that a queue 2 scan has reached a pause. PF2 is set
by the QADC when the current queue 2 CCW has the pause bit set,
the selected input channel has been converted, and the result has
been stored in the result table.
Once PF2 is set, the queue enters the paused state and waits for a
trigger event to allow queue execution to continue. However, a
special case occurs when the CCW with the pause bit set is the last
CCW in a queue: Queue execution is complete. The queue status
becomes idle, not paused, and both the pause and completion flags
are set.
Another special case occurs when queue 2 is operating in
software-initiated single-scan or continuous-scan mode and a CCW
pause bit is set. The QADC will set PF2 and will also automatically
generate a retrigger event that restarts execution after two QCLK
cycles. Pause mode is never entered.
When PF2 is set and interrupts are enabled (PIE2 = 1), the QADC
requests an interrupt. The interrupt request is cleared when a 0 is
written to PF2, after it has been read as a 1. Once set, PF2 can be
cleared only by a reset or by writing a 0 to it.
PF2 is maintained by the QADC regardless of whether the
corresponding interrupt is enabled. PF2 may be polled to determine if
the QADC has reached a pause in scanning a queue.
See
Freescale Semiconductor, Inc.
For More Information On This Product,
Queued Analog-to-Digital Converter (QADC)
1 = Queue 2 has reached a pause.
0 = Queue 2 has not reached a pause.
Table 19-6
Go to: www.freescale.com
for a summary of pause response in all scan modes.
MMC2114 • MMC2113 • MMC2112 — Rev. 1.0
MOTOROLA

Related parts for MMC2114