M30280F6HP RENESAS [Renesas Technology Corp], M30280F6HP Datasheet - Page 82

no-image

M30280F6HP

Manufacturer Part Number
M30280F6HP
Description
16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/Tiny SERIES
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M30280F6HP
Manufacturer:
RENESAS
Quantity:
5 000
Company:
Part Number:
M30280F6HP
Quantity:
12 590
Part Number:
M30280F6HP D5A
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30280F6HP D5A
Quantity:
12 474
Part Number:
M30280F6HP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30280F6HP#D5
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M30280F6HP#U3B
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
M30280F6HP#U3B
Manufacturer:
Renesas
Quantity:
201
Part Number:
M30280F6HP#U3B
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30280F6HP#U3BU3H
Quantity:
20
Part Number:
M30280F6HP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30280F6HP#U5
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M30280F6HP#U5B
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30280F6HP#U5B
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
M30280F6HP#U7
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M30280F6HP#U7B
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
M30280F6HP#U9B
Manufacturer:
Renesas Electronics America
Quantity:
135
M
R
R
e
E
1
. v
Table 7.5 Allowed Transition and Setting
J
(10)
(11)
(12)
(13)
(14)
(15)
(16)
(17)
(18)
6
NOTES:
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
0
C
1. Avoid making a transition when the CM20 bit is set to “1” (oscillation stop, re-oscillation detection function enabled).
2. On-chip oscillator clock oscillates and stops in low-speed mode. In this mode, the on-chip oscillator can be used as peripheral function clock.
3. PLL operation mode can only be entered from and changed to high-speed mode.
4. Set the CM06 bit to “1” (division by 8 mode) before transiting from on-chip oscillator mode to high- or middle-speed mode.
5. When exiting stop mode, the CM06 bit is set to “1” (division by 8 mode).
6. If the CM05 bit is set to “1” (main clock stop), then the CM06 bit is set to “1” (division by 8 mode).
7. A transition can be made only when sub clock is oscillating.
8. State transitions within the same mode (divide-by-n values changed or subclock oscillation turned on or off) are shown in the table below.
9. ( ) : setting method. Refer to following table.
2
9
No division
Divided by 2
Divided by 4
Divided by 8
Divided by 16
No division
Divided by 2
Divided by 4
Divided by 8
Divided by 16
0 .
2 /
Set the CM20 bit to “0” (oscillation stop, re-oscillation detection function disabled) before transiting.
Sub clock oscillates and stops in PLL operation mode. In this mode, sub clock can be used as a clock for the timers A and B.
B
CM17 = 0 , CM16 = 0
CM17 = 0 , CM16 = 1
CM17 = 1 , CM16 = 0
CM17 = 1 , CM16 = 1
0
0
8
Hardware interrupt
0
wait instruction
4
CM06 = 0,
CM06 = 0,
G
Low-speed mode 2
Low power dissipation
mode
PLL operation mode 2
On-chip oscillator mode
Stop mode
Wait mode
PLC07 = 0,
PLC07 = 1,
J
On-chip oscillator
low power dissipation
mode
CM06 = 0,
Setting
CM04 = 0
CM04 = 1
CM06 = 0,
CM06 = 1
CM07 = 0
CM07 = 1
CM05 = 0
CM05 = 1
CM11 = 0
CM11 = 1
CM21 = 0
CM21 = 1
CM10 = 1
High-speed mode,
middle-speed mode
7
a
o r
0 -
. n
No
division
u
2
3
(3)
(3)
(3)
(3)
(2)
p
0
--
--
--
--
, 1
0
(
M
2
Divided
by 2
0
1
(4)
(4)
(4)
(4)
(2)
Sub clock turned off
Sub clock oscillating
CPU clock division by 2 mode
CPU clock division by 4 mode
CPU clock division by 16 mode
CPU clock division by 8 mode
Sub clock selected
Main clock oscillating
Main clock turned off
Main clock selected
PLL clock selected
Main clock or PLL clock selected
On-chip oscillator clock selected
Transition to stop mode
Transition to wait mode
Exit stop mode or wait mode
CPU clock no division mode
Main clock, PLL clock,
or on-chip oscillator clock selected
0
--
--
--
--
6
7
C
Sub clock oscillating
High-speed mode,
middle-speed mode
2 /
Divided
by 4
(5)
(5)
(5)
(5)
(2)
, 8
--
--
--
--
page 62
(12) 3
(14) 4
(18) 5
(18)
(8)
8
--
--
M
Operation
Divided
by 8
1
(7)
(7)
(7)
(7)
(2)
--
--
--
--
6
C
f o
2 /
Low-speed mode 2
Divided
by 16
8
(6)
(6)
(6)
(6)
(2)
3
--
--
--
--
) B
8
(10)
(18)
(18)
(9) 7
(9) 7
--
--
5
No
division
(1)
(3)
(3)
(3)
(3)
--
--
--
--
Low power
dissipation mode
Divided
by 2
(1)
(4)
(4)
(4)
(4)
--
--
--
--
(11) 1, 6
(18)
(18)
--
--
--
--
Sub clock turned off
CM04, CM05, CM06, CM07 : Bits in the CM0 register
CM10, CM11, CM16, CM17 : Bits in the CM1 register
CM20, CM21
PLC07
Divided
by 4
(1)
(5)
(5)
(5)
(5)
--
--
--
--
PLL operation
mode 2
Divided
by 8
--: Cannot transit
(1)
(7)
(7)
(7)
(7)
--
--
--
--
(13) 3
State after transition
--
--
--
--
--
--
Divided
by 16
(1)
(6)
(6)
(6)
(6)
--
--
--
--
: Bits in the CM2 register
: Bits in the PLC0 register
On-chip oscillator
mode
(15)
(10)
(18) 5
(18)
(8)
--
--
8
On-chip oscillator
low power
dissipation mode
(11) 1
(18) 5
(18)
--
--
--
--
8
7. Clock Generation Circuit
Stop mode
(16) 1
(16) 1
(16) 1
(16) 1
(16) 1
--
--
--: Cannot transit
Wait mode
(17)
(17)
(17)
(17)
(17)
--
--

Related parts for M30280F6HP