FDC37N769_07 SMSC [SMSC Corporation], FDC37N769_07 Datasheet - Page 78

• Manufacturer Part Number: FDC37N769_07
• Description: 3.3V Super I/O Controller with Infrared Support for Portable Applications
• Manufacturer: SMSC [SMSC Corporation]

During an EPP cycle, if STROBE is active, it overrides the EPP write signal forcing the PDx bus to always be in a
write mode and the nWRITE signal to always be asserted.
Software Constraints
Before an EPP cycle is executed, the software must ensure that the control register bit PCD is a logic “0” (i.e. a 04H
or 05H should be written to the Control port). If the user leaves PCD as a logic “1”, and attempts to perform an EPP
write, the chip is unable to perform the write (because PCD is a logic “1”) and will appear to perform an EPP read on
the parallel bus, no error is indicated.
EPP 1.9 Write
The timing for a write operation (address or data) is shown in timing diagram EPP 1.9 Write Data or Address cycle.
IOCHRDY is driven active low at the start of each EPP write and is released when it has been determined that the
write cycle can complete. The write cycle can complete under the following circumstances:
1.
2.
Write Sequence of operation
1.
2.
3.
4.
5.
6.
7.
8.
9.
The timing for a read operation (data) is shown in timing diagram EPP Read Data cycle. IOCHRDY is driven active
low at the start of each EPP read and is released when it has been determined that the read cycle can complete. The
read cycle can complete under the following circumstances:
1.
2.
Read Sequence of Operation
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. Chip may modify nWRITE, PDIR and nPDATA in preparation for the next cycle.
SMSC DS – FDC37N769
If the EPP bus is not ready (nWAIT is active low) when nDATASTB or nADDRSTB goes active then the write
can complete when nWAIT goes inactive high.
If the EPP bus is ready (nWAIT is inactive high) then the chip must wait for it to go active low before changing
the state of nDATASTB, nWRITE or nADDRSTB. The write can complete once nWAIT is determined inactive.
The host selects an EPP register, places data on the SData bus and drives nIOW active.
The chip drives IOCHRDY inactive (low).
If WAIT is not asserted, the chip must wait until WAIT is asserted.
The chip places address or data on PData bus, clears PDIR, and asserts nWRITE.
Chip asserts nDATASTB or nADDRSTRB indicating that PData bus contains valid information, and the WRITE
signal is valid.
Peripheral deasserts nWAIT, indicating that any setup requirements have been satisfied and
begin the termination phase of the cycle.
A) The chip deasserts nDATASTB or nADDRSTRB, this marks the
If it has not already done so, the
B) The chip latches the data from the SData bus for the PData bus and asserts (releases) IOCHRDY allowing
the host to complete the write cycle.
Peripheral asserts nWAIT, indicating to the host that any hold time requirements have been satisfied and
acknowledging the termination of the cycle.
Chip may modify nWRITE and nPDATA in preparation for the next cycle.
EPP 1.9 Read
If the EPP bus is not ready (nWAIT is active low) when nDATASTB goes active then the read can complete
when nWAIT goes inactive high.
If the EPP bus is ready (nWAIT is inactive high) then the chip must wait for it to go active low before changing
the state of WRITE or before nDATASTB goes active. The read can complete once nWAIT is determined
inactive.
The host selects an EPP register and drives nIOR active.
The chip drives IOCHRDY inactive (low).
If WAIT is not asserted, the chip must wait until WAIT is asserted.
The chip tri-states the PData bus and deasserts nWRITE.
Chip asserts nDATASTB or nADDRSTRB indicating that PData bus is tri-stated, PDIR is set and the nWRITE
signal is valid.
Peripheral drives PData bus valid.
Peripheral deasserts nWAIT, indicating that PData is valid and the chip may begin the
the cycle.
A) The chip latches the data from the
nADDRSTRB, this marks the beginning of the termination phase.
B) The chip drives the valid data onto
complete
Peripheral tri-states the PData bus and asserts nWAIT, indicating to the host that the PData bus is tri-stated.
the read cycle.
peripheral should latch the information byte now.
DATASHEET
PData bus for the SData bus, deasserts
the SData bus and asserts (releases)
Page 78 of 137
beginning of the termination
IOCHRDY allowing the host to
DATASTB or
termination phase of
the
Rev. 02-16-07
chip
phase.
may