zl50075 Zarlink Semiconductor, zl50075 Datasheet - Page 26

no-image

zl50075

Manufacturer Part Number
zl50075
Description
32 K Channel Digital Switch With High Jitter Tolerance, Rate Conversion Per Group Of 2 Streams 8, 16, 32 Or 64 Mbps , And 64 Inputs And 64 Outputs
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
zl50075GAG2
Manufacturer:
ATHEROS
Quantity:
270
Part Number:
zl50075GAG2
Manufacturer:
Zarlink
Quantity:
66
10.1.2
The operation of the write cycle is illustrated in Figure 10.
The microprocessor asserts the R/W control signal low, to signal a write cycle. It also drives the address A,
data transfer size, SIZ1 - 0, and chip select logic drives the CS signal active low to select the ZL50075
The microprocessor then drives the data bus, D15 - 0 with the data to be written, and then drives the DS
signal active low, to signal the start of the bus cycle. The DS signal is held low for the duration of the bus
cycle
WAIT is asserted active low
The ZL50075 transfers the data presented on the data bus pins into the indicated memory or register
location(s). If the address is to an unused area of the memory space, or to the data memory, no data is
transferred. The microprocessor port cannot write to the Data Memory
The ZL50075 then de-asserts WAIT, and asserts either DTA or BERR, depending on the validity of the data
transfer
When the microprocessor observes the active low state of the DTA or the BERR signal or the low-to-high
transition of the WAIT signal, it terminates the bus cycle by driving the DS pin inactive high
When the ZL50075 sees the DS signal go inactive high, it removes the assertions on the DTA or BERR
signals by driving them inactive high
When the ZL50075 sees the CS signal go inactive high, it tri-states the DTA, BERR and WAIT signals.
However, if CS goes inactive high before DS goes inactive high, the DTA, BERR and WAIT signals are
driven inactive high before they are tri-stated
In Intel mode, DTA is always driven to signal the end of a bus cycle, regardless of BERR
Address A,
Write Cycle
SIZ1 - 0
BERR
WAIT
The cycle termination signals WAIT & DTA are provided for all bus configurations.
Data
R/W
DTA
CS
DS
Hi-Z
Hi-Z
Hi-Z
Figure 9 - Read Cycle Operation
Zarlink Semiconductor Inc.
ZL50075
26
Hi-Z
Data Sheet

Related parts for zl50075