mc9s12e256 Freescale Semiconductor, Inc, mc9s12e256 Datasheet - Page 64

• Manufacturer Part Number: mc9s12e256
• Description: Hcs12 Microcontrollers 16-bit Microcontroller
• Manufacturer: Freescale Semiconductor, Inc

Chapter 1 MC9S12E256 Device Overview (MC9S12E256DGV1)
programmable to either falling edge-sensitive triggering or level-sensitive triggering based on the setting
of the IRQE bit in the IRQCR register. The IRQ is always enabled and configured to level-sensitive
triggering out of reset. It can be disabled by clearing IRQEN bit in the IRQCR register. There is an active
pull-up on this pin while in reset and immediately out of reset. The pullup can be turned off by clearing
PUPEE in the PUCR register.
1.4.15
PE0 is always an input and can always be read. The PE0 pin is also the XIRQ input for requesting a
nonmaskable asynchronous interrupt to the MCU. During reset, the X bit in the condition code register
(CCR) is set and any XIRQ interrupt is masked until MCU software enables it by clearing the X bit.
Because the XIRQ input is level sensitive triggered, it can be connected to a multiple-source wired-OR
network. There is an active pull-up on this pin while in reset and immediately out of reset. The pullup can
be turned off by clearing PUPEE in the PUCR register.
1.4.16
PK7 is a general purpose input or output pin. During MCU expanded modes of operation, when the EMK
bit in the MODE register is set to 1, this pin is used as the emulation chip select output (ECS). In expanded
modes the PK7 pin can be used to determine the reset state of the ROMON bit in the MISC register. At
the rising edge of RESET, the state of the PK7 pin is latched to the ROMON bit. There is an active pull-up
on this pin while in reset and immediately out of reset. The pullup can be turned off by clearing PUPKE
in the PUCR register. Refer to
details. PK7 is not available in the 80 pin package version.
1.4.17
PK6 is a general purpose input or output pin. During MCU expanded modes of operation, when the EMK
bit in the MODE register is set to 1, this pin is used as an external chip select signal for most external
accesses that are not selected by ECS. There is an active pull-up on this pin while in reset and immediately
out of reset. The pullup can be turned off by clearing PUPKE in the PUCR register. Refer to
“Multiplexed External Bus Interface (MEBIV3)”
package version.
1.4.18
PK[5:0] are general purpose input or output pins. In MCU expanded modes of operation, when the EMK
bit in the MODE register is set to 1, PK[5:0] provide the expanded address XADDR[19:14] for the external
bus. There are active pull-ups on PK[5:0] pins while in reset and immediately out of reset. The pullup can
be turned off by clearing PUPKE in the PUCR register. Refer to
Interface (MEBIV3)”
64
PE0 / XIRQ — Port E input Pin 0 / Non Maskable Interrupt Pin
PK7 / ECS / ROMCTL — Port K I/O Pin 7
PK6 / XCS — Port K I/O Pin 6
PK[5:0] / XADDR[19:14] — Port K I/O Pins [5:0]
for further details. PK[5:0] are not available in the 80 pin package version.
Chapter 18, “Multiplexed External Bus Interface (MEBIV3)”
MC9S12E256 Data Sheet, Rev. 1.08
for further details. PK6 is not available in the 80 pin
Chapter 18, “Multiplexed External Bus
Freescale Semiconductor
Chapter 18,
for further