mc9s12e256 Freescale Semiconductor, Inc, mc9s12e256 Datasheet - Page 141

no-image

mc9s12e256

Manufacturer Part Number
mc9s12e256
Description
Hcs12 Microcontrollers 16-bit Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s12e256CFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256CPVE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mc9s12e256CPVE
Manufacturer:
FREESCA
Quantity:
300
Part Number:
mc9s12e256CPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256MFUE
Manufacturer:
FREESCAL
Quantity:
329
Part Number:
mc9s12e256MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256MPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s12e256VFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
3.3.3
Port P is associated with the Pulse Width Modulator (PMF) modules. Each pin is assigned according to
the following priority: PMF > general-purpose I/O.
When a PMF channel is enabled, the corresponding pin becomes a PWM output. Refer to
“Pulse Width Modulator with Fault Protection (PMF15B6CV2)”
disabling the PWM channels.
During reset, port P pins are configured as high-impedance inputs.
3.3.3.1
Read: Anytime. Write: Anytime.
If the associated data direction bit (DDRPx) is set to 1 (output), a read returns the value of the I/O register
bit. If the associated data direction bit (DDRPx) is set to 0 (input), a read returns the value of the pin.
The PMF function takes precedence over the general-purpose I/O function if the associated PWM channel
is enabled. The PWM channels 5-0 are outputs if the respective channels are enabled.
3.3.3.2
Read: Anytime. Write: Never, writes to this register have no effect.
This register always reads back the status of the associated pins.
Freescale Semiconductor
Reset
Reset
PMF:
W
W
R
R
Port P
Port P I/O Register (PTP)
Port P Input Register (PTIP)
0
0
0
0
7
7
= Reserved or Unimplemented
= Reserved or Unimplemented
0
0
0
0
6
6
Figure 3-18. Port P Input Register (PTIP)
Figure 3-17. Port P I/O Register (PTP)
PTIP5
PTP5
PW05
MC9S12E256 Data Sheet, Rev. 1.08
0
u
5
5
PTIP4
PTP4
PW04
0
u
4
4
u = Unaffected by reset
PTIP3
PTP3
PW03
3
0
3
u
for information on enabling and
Chapter 3 Port Integration Module (PIM9E256V1)
PTIP2
PTP2
PW02
0
u
2
2
PTIP1
PTP1
PW01
0
u
1
1
Chapter 11,
PTIP0
PTP0
PW00
0
u
0
0
141

Related parts for mc9s12e256