mt46h32m32lfcm-6 Micron Semiconductor Products, mt46h32m32lfcm-6 Datasheet - Page 52

• Manufacturer Part Number: mt46h32m32lfcm-6
• Description: 1gb X16, X32 Mobile Ddr Sdram
• Manufacturer: Micron Semiconductor Products

Figure 21:
PDF: 09005aef82ce3074/Source: 09005aef82cd0158
ddr_mobile_sdram_cmd_op_timing_dia_fr5.08__3.fm - Rev. G 07/08 EN
Command
Command
Address
Address
DQS
DQS
CK#
CK#
DQ
DQ
CK
CK
Bank a, Col n
Bank a, Col n
READ Burst
READ
READ
T0
T0
Notes:
Data from any READ burst must be completed or truncated before a subsequent WRITE
command can be issued. If truncation is necessary, the BURST TERMINATE command
must be used, as shown in Figure 26 on page 57. A READ burst may be followed by, or
truncated with, a PRECHARGE command to the same bank provided that auto
precharge was not activated. The PRECHARGE command should be issued x cycles after
the READ command, where x equals the number of desired data element pairs. This is
shown in Figure 27 on page 58. Following the PRECHARGE command, a subsequent
command to the same bank cannot be issued until
time is hidden during the access of the last data elements.
1. D
2. BL = 4.
3. Shown with nominal
OUT
CL = 2
NOP
NOP
T1
T1
n = data-out from column n.
CL = 3
T1n
D
OUT
NOP
NOP
T2
T2
n
t
AC,
1
D
t
OUT
DQSCK, and
T2n
T2n
52
n + 1
D
D
OUT
OUT
NOP
NOP
T3
T3
n
Micron Technology, Inc., reserves the right to change products or specifications without notice.
n + 2
t
DQSQ.
D
1Gb: x16, x32 Mobile DDR SDRAM
OUT
D
T3n
T3n
OUT
n + 1
n + 3
t
D
RP is met. Part of the row precharge
OUT
NOP
NOP
Don’t Care
T4
T4
n + 2
D
OUT
©2007 Micron Technology, Inc. All rights reserved
n + 3
Timing Diagrams
Transitioning Data
NOP
NOP
T5
T5