mt46h32m32lfcm-6 Micron Semiconductor Products, mt46h32m32lfcm-6 Datasheet - Page 47

no-image

mt46h32m32lfcm-6

Manufacturer Part Number
mt46h32m32lfcm-6
Description
1gb X16, X32 Mobile Ddr Sdram
Manufacturer
Micron Semiconductor Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mt46h32m32lfcm-6 IT:A TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt46h32m32lfcm-6 L IT:A
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt46h32m32lfcm-6 L IT:A TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt46h32m32lfcm-6:A
Manufacturer:
MICRON
Quantity:
5 600
Part Number:
mt46h32m32lfcm-6:A
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
mt46h32m32lfcm-6:A
Quantity:
1 604
Part Number:
mt46h32m32lfcm-6:A TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Company:
Part Number:
mt46h32m32lfcm-6AT:A
Quantity:
1 766
Part Number:
mt46h32m32lfcm-6IT
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
mt46h32m32lfcm-6IT:A
Manufacturer:
ATMEL
Quantity:
101
Company:
Part Number:
mt46h32m32lfcm-6IT:A
Quantity:
153
Part Number:
mt46h32m32lfcm-6L
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
mt46h32m32lfcm-6LIT
Manufacturer:
MICRON
Quantity:
1 880
Temperature-Compensated Self Refresh (TCSR)
Partial-Array Self Refresh (PASR)
Output Drive Strength
PDF: 09005aef82ce3074/Source: 09005aef82cd0158
ddr_mobile_sdram_cmd_op_timing_dia_fr5.08__3.fm - Rev. G 07/08 EN
The extended mode register is programmed via the LOAD MODE REGISTER command
with BA0 = 0 and BA1 = 1. Information in the extended mode register will be retained
until it is programmed again, the device goes into deep power-down mode, or the device
loses power.
On this version of the Mobile DDR SDRAM, a temperature sensor is implemented for
automatic control of the self refresh oscillator. Programming of the TCSR bits will have
no effect on the device. The self refresh oscillator will continue to refresh at the factory
programmed optimal rate for the device temperature.
For further power savings during self refresh, the PASR feature enables the controller to
select the amount of memory that will be refreshed during self refresh. The refresh
options are:
• Full array: banks 0, 1, 2, and 3
• Half array: banks 0 and 1
• Quarter array: bank 0
• Eighth array: bank 0 with row address most significant bit (MSB) = 0
• Sixteenth array: bank 0 with row address MSB = 0 and row address MSB - 1 = 0
WRITE and READ commands can still occur during standard operation, but only the
selected regions of the array will be refreshed during self refresh. Data in regions that are
not selected will be lost.
Because the Mobile DDR SDRAM is designed for use in smaller systems that are typically
point-to-point connections, an option to control the drive strength of the output buffers
is provided. Drive strength should be selected based on the expected loading of the
memory bus. There are four supported settings for the output drivers: 25Ω, 37Ω, 55Ω,
and 80Ω internal impedance. These are full, three-quarter, one-half, and one-quarter
drive strengths, respectively.
47
Micron Technology, Inc., reserves the right to change products or specifications without notice.
1Gb: x16, x32 Mobile DDR SDRAM
©2007 Micron Technology, Inc. All rights reserved
Operations

Related parts for mt46h32m32lfcm-6