MT92210 Zarlink Semiconductor, MT92210 Datasheet - Page 69

no-image

MT92210

Manufacturer Part Number
MT92210
Description
1023 Channel Voice Over ip (VoIP) Processor
Manufacturer
Zarlink Semiconductor
Datasheet
Data Sheet
7.3
PCM, HDLC and CPU-generated packets are all treated by the same structure, the TX RTP connection structure.
Most of the fields of this structure manage the encapsulation protocols used (IP, UDP and RTP) as well as
containing the link header. The TX RTP connection structure also contains a pointer to a secondary structure, the
TX RTP header structure. This structure contains all protocol-related information, as well as anything that might
need to be changed dynamically.
By having a pointer to another structure, a new TX RTP header structure can be created with new headers and new
characteristics for the packet; once this is done, the pointer in the connection structure can be modified, creating a
glitch-free change between the two.
7.3.1
The TX RTP header structure contains a number of header words (note that headers for any layer at the network
level or above are multiples of dword in length, while link headers can be byte multiples). The structure can indicate
different types of encapsulation: IPv4 with UDP and with/without RTP, IPv6 with UDP and with/without RTP, or null
encapsulation with/without RTP. In addition, the header words in the structure will contain a SNAP/LLC,
LANE/Ethernet, LANE v2 or PPP header, or begin directly with IP, MPOA, MPLS or application data, depending on
the type of the connection on which the packet will be sent.
7.3.2
The Header Length shows how many bytes of total header will be present in the packet, including link header. This
can vary from very short (a few bytes, in the case of ATM carrying null encapsulated data) to very long (when using,
for example, Ethernet 802.1 p/Q with IPv6/UDP/RTP and many extension headers). The first 48 bytes of the header
are reserved for ATM fields: the ATM header is contained in the first dword of link header and the first 2 bytes of the
second dword contain the CPI and UU fields. These will always be ignored in Ethernet or PPP. The other 42 bytes
are not used. After the ATM header, the rest of the link header follows and can be between 0 and 255 bytes in
length, as indicated by Link Header Length. This length includes the 48 bytes used for the ATM header, UU and
CPI, independently of whether the link is Ethernet, PPP or ATM. Note that the IP and RTP headers are always a
multiple of 4 bytes in length, and the UDP header is always 8 bytes, while the link header can end on any byte
boundary. In the structure, padding bytes and will be added to the link header: it must always end on a dword
Assembly Structure Base
Address
CPU Packet Base
Address
TI
TDM Write Pointer
Buf Size
CPU Packet Length
Time Stamp
RTP Packets
TX RTP Header Structure
Header Length
Field
Base address of the Tx RTP Connection Structure to which this event is being sent.
The base address is pointed to in increments of 64 bytes.
Pointer to the first byte of the CPU packet in external memory. This pointer points to
32-byte increments in SSRAM A.
Time Stamp Insert. When ‘0’, the time stamp will be inserted in the packet as it is
received in the CPU packet. When ‘1’, the time stamp in the CPU packet will be
treated as an offset from the current bus time-stamp.
TDM Write Pointer used to write xxPCM samples in the TX Circular Buffers at the
time of the generation of this event.
Size of the CPU circular buffer in which the CPU packet is contained.
Length of the payload of the CPU packet in bytes.
Local Bus Time Stamp during which the CPU packet was queued.
Table 24 - Fields and Description
Zarlink Semiconductor Inc.
Description
MT92210
69

Related parts for MT92210