MT58L128L32D1 Micron Semiconductor Products, Inc., MT58L128L32D1 Datasheet - Page 21

no-image

MT58L128L32D1

Manufacturer Part Number
MT58L128L32D1
Description
4Mb Syncburst SRAM, 3.3V Vdd, 3.3V I/O, Pipelined, Dcd,
Manufacturer
Micron Semiconductor Products, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT58L128L32D1-7.5A
Manufacturer:
MICRON
Quantity:
29
Part Number:
MT58L128L32D1T-10
Manufacturer:
MT
Quantity:
1 000
Part Number:
MT58L128L32D1T-10
Manufacturer:
MT
Quantity:
20 000
Part Number:
MT58L128L32D1T-6A
Manufacturer:
PANA
Quantity:
2 351
READ TIMING PARAMETERS
NOTE: 1. Q(A2) refers to output from address A2. Q(A2 + 1) refers to output from the next internal burst address following A2.
4Mb: 256K x 18, 128K x 32/36 3.3V I/O Pipelined, DCD SyncBurst SRAM
MT58L256L18D1_F.p65 – Rev. F, 1/03 EN
GW#, BWE#,
BWa#-BWd#
SYMBOL
t
f
t
t
t
t
t
t
t
t
t
KC
KF
KH
KL
KQ
KQX
KQLZ
KQHZ
OEQ
OELZ
OEHZ
ADDRESS
(NOTE 2)
ADSC#
ADSP#
ADV#
OE#
CLK
CE#
Q
2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE#
3. Timing is shown assuming that the device was not enabled before entering into this sequence. OE# does not cause Q to
4. Outputs are disabled within two clock cycles after deselect.
is HIGH, CE2# is HIGH and CE2 is LOW.
be driven until after the following clock rising edge.
MIN
6.0
2.3
2.3
1.5
0
0
-6
t ADSS
MAX
t AS
t CES
166
3.5
3.5
3.5
3.5
A1
t ADSH
t AH
t CEH
t KH
(NOTE 3)
High-Z
t KC
MIN
7.5
2.5
2.5
1.5
t WS
t KL
0
0
-7.5
Single READ
t KQLZ
t WH
t KQ
MAX
133
4.0
4.2
4.2
4.2
t ADSS
A2
Q(A1)
MIN
t ADSH
3.0
3.0
1.5
1.5
10
0
t OEHZ
-10
t AAS
MAX
3.3V I/O PIPELINED, DCD SYNCBURST SRAM
100
5.0
5.0
5.0
4.5
t AAH
t OELZ
t OEQ
READ TIMING
UNITS
(NOTE 1)
MHz
Q(A2)
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t KQX
t KQ
21
Q(A2 + 1)
SYMBOL
t
t
t
t
t
t
t
t
t
t
ADV# suspends burst.
AS
ADSS
AAS
WS
CES
AH
ADSH
AAH
WH
CEH
4Mb: 256K x 18, 128K x 32/36
3
Q(A2 + 2)
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MIN
BURST READ
1.5
1.5
1.5
1.5
1.5
0.5
0.5
0.5
0.5
0.5
-6
MAX
Q(A2 + 3)
MIN
1.5
1.5
1.5
1.5
1.5
0.5
0.5
0.5
0.5
0.5
-7.5
MAX
A3
Q(A2)
Burst continued with
new base address.
Burst wraps around
to its initial state.
DON’T CARE
MIN
2.0
2.0
2.0
2.0
2.0
0.5
0.5
0.5
0.5
0.5
Q(A2 + 1)
©2003, Micron Technology, Inc.
Deselect
cycle.
-10
MAX
UNDEFINED
(NOTE 4)
Q(A3)
t KQHZ
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for MT58L128L32D1