IDT82V2048 Integrated Device Technology, Inc., IDT82V2048 Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/3/334/integrated_device_technology__inc__sml.jpg)
IDT82V2048
Manufacturer Part Number
IDT82V2048
Description
Manufacturer
Integrated Device Technology, Inc.
Datasheet
1.IDT82V2048.pdf
(61 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT82V2048BB
Manufacturer:
IDT
Quantity:
17
Company:
Part Number:
IDT82V2048BB
Manufacturer:
IDT
Quantity:
1 831
Company:
Part Number:
IDT82V2048BB
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT82V2048BBG
Manufacturer:
IDT
Quantity:
6
Company:
Part Number:
IDT82V2048BBG
Manufacturer:
IDT
Quantity:
413
Company:
Part Number:
IDT82V2048BBG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT82V2048DA
Manufacturer:
IDT
Quantity:
12 388
Company:
Part Number:
IDT82V2048DA
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82V2048DA
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
IDT82V2048DAG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82V2048DAG
Manufacturer:
IDT
Quantity:
20 000
IDT82V2048 OCTAL T1/E1 SHORT HAUL LINE INTERFACE UNIT
PIN DESCRIPTION (CONTINUED)
LP7/D7/AD7
LP6/D6/AD6
LP5/D5/AD5
LP4/D4/AD4
LP3/D3/AD3
LP2/D2/AD2
LP1/D1/AD1
LP0/D0/AD0
Name
/RDY
/ ACK
SDO
INT
Tri-state
Open
Drain
Type
I/O
O
O
QFP144 BGA160
83
82
28
27
26
25
24
23
22
21
Pin No.
K14
K13
G2
K1
H2
H3
J1
J2
J3
J4
SDO: Serial Data Output
In serial host mode, the data is output on this pin. In serial write operation, SDO is always in High
impedance. In serial read operation, SDO is in High impedance only when SDI is in
address/command byte. Data on pin SDO is clocked out of the device on falling edges of SCLK if
pin CLKE is Low, or on rising edges of SCLK if pin CLKE is High.
RDY: Ready Output
In parallel Intel host mode, the high level of this pin reports to the host that bus cycle can be
completed, while low reports the host must insert wait states.
ACK : Acknowledge Output (Active Low)
In parallel Motorola host mode, the low level of this pin indicates that valid information on the data
bus is ready for a read operation or acknowledges the acceptance of the written data during a
write operation.
INT : Interrupt (Active Low)
This is the open drain, active low interrupt output. Four sources may cause the interrupt (refer to
Interrupt Handling of Functional Description for details).
LPn: Loopback Select 7~0
In hardware control mode, pin LPn configures the corresponding channel in different loopback
mode, as follows:
Refer to Loopback Configuration of Functional Description for details.
Dn: Data Bus 7~0
In non-multiplexed host mode, these pins are the bi-directional data bus.
ADn: Address/Data Bus 7~0
In multiplexed host mode, these pins are the multiplexed bi-directional address/data bus.
In serial host mode, these pins should be grounded.
VDDIO/2
High
LPn
Low
9
Description
Loopback Configuration
Remote loopback.
Analog loopback.
INDUSTRIAL TEMPERATURE RANGES
No loopback.