IDT82V2048 Integrated Device Technology, Inc., IDT82V2048 Datasheet - Page 6

• Manufacturer Part Number: IDT82V2048
• Manufacturer: Integrated Device Technology, Inc.

IDT82V2048 OCTAL T1/E1 SHORT HAUL LINE INTERFACE UNIT
PIN DESCRIPTION (CONTINUED)
RD0/RDP0
RD1/RDP1
RD2/RDP2
RD3/RDP3
RD4/RDP4
RD5/RDP5
RD6/RDP6
RD7/RDP7
CV0/RDN0
CV1/RDN1
CV2/RDN2
CV3/RDN3
CV4/RDN4
CV5/RDN5
CV6/RDN6
CV7/RDN7
RCLK0
RCLK1
RCLK2
RCLK3
RCLK4
RCLK5
RCLK6
RCLK7
Name
MCLK
LOS0
LOS1
LOS2
LOS3
LOS4
LOS5
LOS6
LOS7
Tri-state
Tri-state
Type
O
O
O
I
QFP144 BGA160
111
104
142
112
105
141
110
103
143
113
106
140
40
33
77
70
41
34
76
69
39
32
78
71
10
42
35
75
68
5
4
6
3
Pin No.
M13
C13
M12
C12
M14
C14
P13
A13
P12
A12
P14
A14
K12
K11
E11
E12
M2
M3
M1
C2
C3
C1
P2
A2
P3
A3
P1
A1
E1
K4
K3
E3
E4
RDn: Receive Data for Channel 0~7
In Single Rail Mode, the received NRZ data is output on this pin. The data is decoded by AMI or
HDB3/B8ZS line code rule.
CVn: Code Violation for Channel 0~7
In Single Rail Mode, the bipolar violation, code violation and excessive zeros will be reported by driving
pin CVn to high level for a full clock cycle. However, only bipolar violation is indicated when AMI
decoder is selected.
RDPn/RDNn: Positive/Negative Receive Data for Channel 0~7
In Dual Rail Mode with clock recovery, these pins output the NRZ data. A high signal on RDPn
indicates the receipt of a positive pulse on RTIPn/RRINGn while a high signal on RDNn indicates the
receipt of a negative pulse on RTIPn/RRINGn.
The output data at RDn or RDPn/RDNn are valid on the falling edges of RCLK when the CLKE input is
in High level, or valid on the rising edges of RCLK when CLKE is Low.
In Dual Rail Mode without clock recovery, these pins output t h e raw RZ sliced data. In this data
recovery mode, the active polarity of RDPn/RDNn is determined by pin CLKE. When pin CLKE is Low,
RDPn/RDNn is active low. When pin CLKE is High, RDPn/RDNn is active high.
In hardware mode, RDn or RDPn/RDNn will remain active during LOS. In host mode, these pins will
either remain active or insert alarm indication signal (AIS) into the receive path, determined by bit AISE
in register GCF (Global Configuration register).
RDn or RDPn/RDNn is set into high impedance when the corresponding receiver is power down.
RCLKn: Receive Clock for Channel 0~7
In clock recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRINGn.
The received data are clocked out of the device on rising edges of RCLKn if pin CLKE is low, or on
falling edges of RCLKn if pin CLKE is high.
In data recovery mode, RCLKn is the output of an internal exclusive OR (XOR) which is connected with
RDPn and RDNn. The clock is recovered from the signal on RCLKn externally.
If receiver n is power down, the corresponding RCLKn is in high impedance.
MCLK: Master Clock
This is the independent, free running reference clock. A clock of 1.544 MHz (for T1 mode) or 2.048
MHz (for E1 mode) is supplied to this pin as the clock reference of the device for normal operation.
In receive path, when MCLK is high, the device slices the incoming bipolar line signal into RZ pulse
(Data Recovery mode). When MCLK is low, all the receivers are power down, and the output pins
RCLKn, RDPn and RDNn are switched to high impedance.
In transmit path, the operation mode is decided by the combination of MCLK and TCLKn (see TCLKn
pin description for detail).
Note that wait state generation via RDY/ ACK is not available if MCLK is not provided.
LOSn: Loss of Signal Output for Channel 0~7
A high level on this pin indicates the loss of signal when there is no transition over a specified period of
time and no enough ones density in the received signal. The transition will return to low automatically
when there is enough transitions over a specified period of time with a certain ones density in the
received signal. The LOS assertion and desertion criteria are described in the Functional Description.
6
Description
INDUSTRIAL TEMPERATURE RANGES