IDT82V2048 Integrated Device Technology, Inc., IDT82V2048 Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/3/334/integrated_device_technology__inc__sml.jpg)
IDT82V2048
Manufacturer Part Number
IDT82V2048
Description
Manufacturer
Integrated Device Technology, Inc.
Datasheet
1.IDT82V2048.pdf
(61 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT82V2048BB
Manufacturer:
IDT
Quantity:
17
Company:
Part Number:
IDT82V2048BB
Manufacturer:
IDT
Quantity:
1 831
Company:
Part Number:
IDT82V2048BB
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT82V2048BBG
Manufacturer:
IDT
Quantity:
6
Company:
Part Number:
IDT82V2048BBG
Manufacturer:
IDT
Quantity:
413
Company:
Part Number:
IDT82V2048BBG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT82V2048DA
Manufacturer:
IDT
Quantity:
12 388
Company:
Part Number:
IDT82V2048DA
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82V2048DA
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
IDT82V2048DAG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82V2048DAG
Manufacturer:
IDT
Quantity:
20 000
IDT82V2048 OCTAL T1/E1 SHORT HAUL LINE INTERFACE UNIT
PIN DESCRIPTION (CONTINUED)
MC3/A3
MC2/A2
MC1/A1
MC0/A0
Name
CLKE
OE
A4
Type
I
I
I
QFP144
114
115
12
13
14
15
16
Pin No.
BGA160
E14
E13
G3
F4
F3
F2
F1
MCn: Performance Monitor Configuration 4~0
In hardware control mode, A4 must be connected to GND. MC[3:0] are used to select one
transmitter or receiver of the channel 1 to 7 for non-intrusive monitoring. Channel 0 is used as
the monitoring channel. If a transmitter is monitored, signals on the corresponding pins TTIPn
and TRINGn are internally transmitted to RTIP0 and RRING0. If a receiver is monitored, signals
on the corresponding pins RTIPn and RRINGn are internally transmitted to RTIP0 and RRING0.
The clock and data recovery circuit in receiver 0 can then output the monitored clock to pin
RCLK0 as well as the monitored data to RDP0 and RDN0 pins. The signals monitored by
channel 0 can be routed to TTIP0/TRING0 by activating the remote loopback in this channel.
Performance Monitor Configuration determined by MC[3:0] is shown below. Note that if
MC[2:0] = 000, the device is in normal operation of all the channels.
An: Address Bus 4~0
When pin MODE1 is low, the parallel host interface operates with separate address and data
bus. In this mode, the signal on this pin is the address bus of the host interface.
OE: Output Driver Enable
Pulling this pin to low can make all driver output into high impedance state immediately for
redundancy application without external mechanical relays. In this condition, all the other
internal circuits remain active.
CLKE: Clock Edge Select
The signal on this pin determines the active edge of RCLKn and SCLK in clock recovery mode,
or determines the active level of RDPn and RDNn in the data recovery mode. (Refer to
Functional Description and Table-2).
MC[3:0]
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
10
Normal operation without monitoring.
Normal operation without monitoring.
Description
Monitoring Configuration
Monitoring transmitter 1.
Monitoring transmitter 2.
Monitoring transmitter 3.
Monitoring transmitter 4.
Monitoring transmitter 5.
Monitoring transmitter 6.
Monitoring transmitter 7.
Monitoring receiver 1.
Monitoring receiver 2.
Monitoring receiver 3.
Monitoring receiver 4.
Monitoring receiver 5.
Monitoring receiver 6.
Monitoring receiver 7.
INDUSTRIAL TEMPERATURE RANGES