ADUC7060 Analog Devices, ADUC7060 Datasheet - Page 61

• Manufacturer Part Number: ADUC7060
• Description: Low-Power, Precision Analog Microcontroller, Dual ?-? ADCs, Flash/EE, ARM7TDMI
• Manufacturer: Analog Devices

Specifications of ADUC7060

• Mcu Core: ARM7 TDMI
• Mcu Speed (mips): 10
• Sram (bytes): 4096Bytes
• Gpio Pins: 14
• Adc # Channels: 10
• Other: 14 Bit DAC,PWM

FIQSTA Register
Name:
Address:
Default value:
Access:
PROGRAMMED INTERRUPTS
Because the programmed interrupts are not maskable, they are
controlled by another register (SWICFG) that writes into both
IRQSTA and IRQSIG registers and/or the FIQSTA and FIQSIG
registers at the same time.
SWICFG
SWICFG is a 32-bit register dedicated to software interrupt,
described in Table 66. This MMR allows control of a pro-
grammed source interrupt.
SWICFG Register
Name:
Address:
Default value:
Access:
Table 66. SWICFG MMR Bit Designations
Bit
31:3
2
1
0
Any interrupt signal must be active for at least the minimum
interrupt latency time to be detected by the interrupt controller
and to be detected by the user in the IRQSTA/FIQSTA register.
VECTORED INTERRUPT CONTROLLER (VIC)
Each ADuC706x incorporates an enhanced interrupt control
system or vectored interrupt controller. The vectored interrupt
controller for IRQ interrupt sources is enabled by setting Bit 0
of the IRQCONN register. Similarly, Bit 1 of IRQCONN enables
the vectored interrupt controller for the FIQ interrupt sources.
The vectored interrupt controller provides the following
enhancements to the standard IRQ/FIQ interrupts:
Description
Reserved.
Programmed interrupt FIQ. Setting/clearing this bit
corresponds to setting/clearing Bit 1 of FIQSTA and
FIQSIG.
Programmed interrupt IRQ. Setting/clearing this bit
corresponds to setting/clearing Bit 1 of IRQSTA and
IRQSIG.
Reserved.
FIQSTA
0x00000000
Read only
SWICFG
0x00000000
Write only
0xFFFF0100
0xFFFF0010
Rev. C | Page 61 of 108
•
•
•
VIC MMRS
IRQBASE
The vector base register, IRQBASE, is used to point to the start
address of memory used to store 32 pointer addresses. These
pointer addresses are the addresses of the individual interrupt
service routines.
IRQBASE Register
Name:
Address:
Default value:
Access:
Table 67. IRQBASE MMR Bit Designations
Bit
31:16
15:0
IRQVEC
The IRQ interrupt vector register, IRQVEC, points to a memory
address containing a pointer to the interrupt service routine of
the currently active IRQ. This register should be read only when
an IRQ occurs and IRQ interrupt nesting has been enabled by
setting Bit 0 of the IRQCONN register.
IRQVEC Register
Name:
Address:
Default value:
Access:
Vectored interrupts—allows a user to define separate
interrupt service routine addresses for every interrupt
source. This is achieved by using the IRQBASE and
IRQVEC registers.
IRQ/FIQ interrupts—can be nested up to eight levels
depending on the priority settings. An FIQ still has a
higher priority than an IRQ. Therefore, if the VIC is
enabled for both the FIQ and IRQ and prioritization is
maximized, it is possible to have 16 separate interrupt
levels.
Programmable interrupt priorities—using the IRQP0 to
IRQP2 registers, an interrupt source can be assigned an
interrupt priority level value from 0 to 7.
Access
Read only
R/W
IRQBASE
0xFFFF0014
0x00000000
Read and write
IRQVEC
0xFFFF001C
0x00000000
Read only
Initial Value
Reserved
0
ADuC7060/ADuC7061
Vector base address.
Description
Always read as 0.