ATxmega64A1 Atmel Corporation, ATxmega64A1 Datasheet - Page 180

no-image

ATxmega64A1

Manufacturer Part Number
ATxmega64A1
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega64A1

Flash (kbytes)
64 Kbytes
Pin Count
100
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
78
Ext Interrupts
78
Usb Speed
No
Usb Interface
No
Spi
12
Twi (i2c)
4
Uart
8
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
4
Dac Resolution (bits)
12
Temp. Sensor
Yes
Crypto Engine
AES/DES
Sram (kbytes)
4
Eeprom (bytes)
2048
Self Program Memory
YES
External Bus Interface
1
Dram Memory
sdram
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
8
Output Compare Channels
24
Input Capture Channels
24
Pwm Channels
24
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega64A1-AU
Manufacturer:
Atmel
Quantity:
135
Part Number:
ATxmega64A1-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A1-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A1-C7U
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A1-C7UR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A1-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A1U-AU
Manufacturer:
ATMEL
Quantity:
953
15.5
8077H–AVR–12/09
Pattern Generation
Figure 15-4. Dead Time Generator timing diagram
The pattern generator extension reuses the DTI registers to produce a synchronized bit pattern
on the port it is connected to. In addition, the waveform generator output from CC channel A
(CCA)) can be distributed to and override all the port pins. These features are primarily intended
for handling the commutation sequence in BLDC and Stepper Motor Applications.
Figure 15-5. Pattern Generator block diagram
A block diagram of the pattern generator is shown in
where the corresponding OOE bit is set the multiplexer will output the waveform from CCA.
As for all other types of the Timer/Counter double-buffered registers the register update is syn-
chronized to the UPDATE condition set by the waveform generation mode. If the
synchronization provided is not required by the application, the application code can simply
access the DTIOE and PORTx registers directly.
The pins direction must be set for any output from the pattern generator to be visible on the port.
"WG output"
"dtls"
"dths"
"dti_cnt"
UPDATE
V
EN
DTIOE[7:0]
DTIBLS
t
DTILS
t
P
Timer/Counter 0 (TCx0)
V
EN
t
T
DTIHS
Figure 15-5 on page
PORTx[7:0]
DTIBHS
Px[7:0]
180. For each port pin
CCA WG output
XMEGA A
Expand
1 to 8
180

Related parts for ATxmega64A1