ATxmega32A4U Atmel Corporation, ATxmega32A4U Datasheet - Page 419
ATxmega32A4U
Manufacturer Part Number
ATxmega32A4U
Description
Manufacturer
Atmel Corporation
Specifications of ATxmega32A4U
Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
34
Ext Interrupts
34
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
7
Twi (i2c)
2
Uart
5
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
2
Resistive Touch Screen
No
Dac Channels
2
Dac Resolution (bits)
12
Temp. Sensor
Yes
Crypto Engine
AES/DES
Sram (kbytes)
4
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
5
Output Compare Channels
16
Input Capture Channels
16
Pwm Channels
16
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATxmega32A4U-AU
Manufacturer:
ON
Quantity:
1 140
Part Number:
ATxmega32A4U-AUR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATxmega32A4U-CU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
- Current page: 419 of 505
- Download datasheet (8Mb)
32.5.1
32.5.2
32.5.3
32.5.4
8331A–AVR–07/11
Switching between PDI and JTAG modes
Accessing Internal Interfaces
NVM Programming Key
Exception Handling
The PDI controller uses either the JTAG or PDI physical layer for establishing a connection to
the programmer. Based on this, the PDI is in either JTAG or PDI mode. When one of the modes
is entered, the PDI controller registers will be initialized, and the correct clock source wllbe
selected. The PDI mode has higher priority than the JTAG mode. Hence, if the PDI mode is
enabled while the PDI controller is already in JTAG mode, the access layer will automatically
switch over to PDI mode. If switching physical layer without powering on/off the device, the
active layer should be disabled before the alternative physical layer is enabled.
After an external programmer has established communication with the PDI, the internal inter-
faces are not accessible, by default. To get access to the NVM controller and the nonvolatile
memories for programming, a unique key must be signaled by using the KEY instruction. The
internal interfaces are accessed as one linear address space using a dedicated bus (PDIBUS)
between the PDI and the internal interfaces. The PDIBUS address space is shown in
3 on page
the NVM interface. The PDI controller can access the NVM and NVM controller in programming
mode only. The PDI controller does not need to access the NVM controller's data or address
registers when reading or writing NVM.
The key that must be sent using the KEY instruction is 64 bits long. The key that will enable
NVM programming is:
0x1289AB45CDD888FF
There are several situations that are considered exceptions from normal operation. The excep-
tions depend on whether the PDI is in RX or TX mode and whether PDI or JTAG mode is used.
While the PDI is in RX mode, the exceptions are:
While the PDI is in TX mode, the exceptions are:
Exceptions are signaled to the PDI controller. All ongoing operations are then aborted, and the
PDI is put in ERROR state. The PDI will remain in ERROR state until a BREAK is sent from the
external programmer, and this will bring the PDI back to its default RX state.
• PDI:
• JTAG:
• PDI:
• JTAG:
– The physical layer detects a parity error
– The physical layer detects a frame error
– The physical layer recognizes a BREAK character (also detected as a frame error)
– The physical layer detects a parity error
– The physical layer recognizes a BREAK character (also detected as a parity error)
– The physical layer detects a data collision
– The physical layer detects a parity error (on the dummy data shifted in on TDI)
– The physical layer recognizes a BREAK character
443. The NVM controller must be enabled for the PDI controller to have any access to
Atmel AVR XMEGA AU
Figure 33-
419
Related parts for ATxmega32A4U
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
U6046BREAR WINDOW HEATING TIMER / LONG-TERM TIMER
Manufacturer:
ATMEL Corporation
Datasheet: