ATxmega32A4U Atmel Corporation, ATxmega32A4U Datasheet - Page 27

• Manufacturer Part Number: ATxmega32A4U
• Manufacturer: Atmel Corporation

Specifications of ATxmega32A4U

• Flash (kbytes): 32 Kbytes
• Pin Count: 44
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 34
• Ext Interrupts: 34
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 7
• Twi (i2c): 2
• Uart: 5
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 12
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 2
• Resistive Touch Screen: No
• Dac Channels: 2
• Dac Resolution (bits): 12
• Temp. Sensor: Yes
• Crypto Engine: AES/DES
• Sram (kbytes): 4
• Eeprom (bytes): 1024
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 5
• Output Compare Channels: 16
• Input Capture Channels: 16
• Pwm Channels: 16
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

4.15.8
4.15.9
8331A–AVR–07/11
CTRLA – Nonvolatile Memory Control Register A
CTRLB – Nonvolatile Memory Control Register B
• Bit 6:0 -CMD[6:0]: NVM Command
These bits define the programming commands for the flash. Bit 6 is only set for external pro-
gramming commands. See
• Bit 7:1 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always
write these bits to zero when this register is written.
• Bit 0 – CMDEX: NVM Command Execute
Setting this bit will execute the command in the CMD register. This bit is protected by the config-
uration change protection (CCP) mechanism, refer to
page 12
• Bit 7:4 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always
write these bits to zero when this register is written.
• Bit 3 – EEMAPEN: EEPROM Data Memory Mapping Enable
Setting this bit enables data memory mapping of the EEPROM section. The EEPROM can then
be accessed using load and store instructions.
• Bit 2 – FPRM: Flash Power Reduction Mode
Setting this bit enables power saving for the flash memory. If code is running from the applica-
tion section, the boot loader section will be turned off, and vice versa. If access to the section
that is turned off is required, the CPU will be halted for a time equal to the start-up time from the
idle sleep mode.
• Bit 1 – EPRM: EEPROM Power Reduction Mode
Setting this bit enables power saving for the EEPROM. The EEPROM will then be turned off in a
manner equal to entering sleep mode. If access is required, the bus master will be halted for a
time equal the start-up time from idle sleep mode.
Bit
+0x0B
Read/Write
Initial Value
Bit
+0x0C
Read/Write
Initial Value
for details on the CCP.
R
7
–
0
R
7
–
0
R
6
–
0
R
6
–
0
”Memory Programming” on page
R
5
–
0
R
5
–
0
R
4
–
0
EEMAPEN
R
4
–
0
R/W
3
0
Atmel AVR XMEGA AU
R
3
–
0
FPRM
R/W
”Configuration Change Protection” on
2
0
427” for programming commands.
R
2
–
0
EPRM
R/W
1
0
R
1
–
0
SPMLOCK
R/W
CMDEX
0
0
S
0
0
CTRLA
CTRLB
27