AT89C5132 Atmel Corporation, AT89C5132 Datasheet - Page 90

no-image

AT89C5132

Manufacturer Part Number
AT89C5132
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT89C5132

Flash (kbytes)
64 Kbytes
Max. Operating Frequency
20 MHz
Cpu
8051-12C
Max I/o Pins
44
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
1
Uart
1
Adc Channels
2
Adc Resolution (bits)
10
Adc Speed (ksps)
22.7
Sram (kbytes)
2.25
Self Program Memory
API
Operating Voltage (vcc)
2.7 to 3.6
Timers
2
Isp
UART/USB
Watchdog
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT89C5132-IL
Quantity:
192
Part Number:
AT89C5132-RORUL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C5132-ROTIL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C5132-ROTUL
Manufacturer:
Atmel
Quantity:
10 000
16.5.2
16.6
90
Data Line Controller
AT89C5132
Command Receiver
Figure 16-13. Command Transmission Flow
The end of the response reception is signalled by the EORI flag in MMINT register. This flag may
generate an MMC interrupt request as detailed in Section "Interrupt", page 96. When this flag is
set, two other flags in MMSTA register: RESPFS and CRC7S give a status on the response
received. RESPFS indicates if the response format is correct or not: the size is the one expected
(48 Bits or 136 Bits) and a valid End bit has been received, and CRC7S indicates if the CRC7
computation is correct or not. These Flags are cleared when a command is sent to the card and
updated when the response has been received.
The user may abort response reading by setting and clearing the CRPTR bit in MMCON0 regis-
ter which resets the read pointer to the receive FIFO.
According to the MMC specification delay between a command and a response (formally N
parameter) cannot exceed 64 MMC clock periods. To avoid any locking of the MMC controller
when card does not send its response (e.g. physically removed from the bus), user must launch
a timeout period to exit from such situation. In case of timeout user may reset the command con-
troller and its internal state machine by setting and clearing the CCR bit in MMCON2 register.
This timeout may be disarmed when receiving the response.
The data line controller is based on a 16-byte FIFO used both by the data transmitter channel
and by the data receiver channel.
Configure Response
Transmission
RESPEN = X
CRCDIS = X
Command
RFMT = X
MMCMD = Argument
Transmit Command
Load Command in
MMCMD = Index
CMDEN = 1
CMDEN = 0
Buffer
4173E–USB–09/07
CR

Related parts for AT89C5132