AT32UC3B1128 Atmel Corporation, AT32UC3B1128 Datasheet - Page 4

• Manufacturer Part Number: AT32UC3B1128
• Manufacturer: Atmel Corporation

Specifications of AT32UC3B1128

• Flash (kbytes): 128 Kbytes
• Pin Count: 48
• Max. Operating Frequency: 60 MHz
• Cpu: 32-bit AVR
• # Of Touch Channels: 32
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 28
• Ext Interrupts: 28
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 3
• Twi (i2c): 1
• Uart: 2
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 6
• Adc Resolution (bits): 10
• Adc Speed (ksps): 384
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 32
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 3.0-3.6 or (1.65-1.95+3.0-3.6)
• Operating Voltage (vcc): 3.0-3.6 or (1.65-1.95+3.0-3.6)
• Fpu: No
• Mpu / Mmu: Yes / No
• Timers: 10
• Output Compare Channels: 16
• Input Capture Channels: 6
• Pwm Channels: 13
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

1.7
32002F–03/2010
The AVR32UC architecture
Upon interrupt initiation, registers R8-R12 are automatically pushed to the system stack. These
registers are pushed regardless of the priority level of the pending interrupt. The return address
and status register are also automatically pushed to stack. The interrupt handler can therefore
use R8-R12 freely. Upon interrupt completion, the old R8-R12 registers and status register are
restored, and execution continues at the return address stored popped from stack.
The stack is also used to store the status register and return address for exceptions and scall.
Executing the rete or rets instruction at the completion of an exception or system call will pop
this status register and continue execution at the popped return address.
The first implementation of the AVR32A architecture is called AVR32UC. This implementation
targets low- and medium-performance applications, and provides an optional, advanced OCD
system, no data or instruction caches, and an optional Memory Protection Unit (MPU). Java
acceleration is not implemented.
AVR32UC provides three memory interfaces, one High Speed Bus (HSB) master for instruction
fetch, one HSB bus master for data access, and one HSB slave interface allowing other bus
masters to access data RAMs internal to the CPU. Keeping data RAMs internal to the CPU
allows fast access to the RAMs, reduces latency and guarantees deterministic timing. Also,
power consumption is reduced by not needing a full HSB bus access for memory accesses. A
dedicated data RAM interface is provided for communicating with the internal data RAMs.
If an optional MPU is present, all memory accesses are checked for privilege violations. If an
access is attempted to an illegal memory address, the access is aborted and an exception is
taken.
The following figure displays the contents of AVR32UC:
AVR32
4