MC9S12E128CPV Freescale Semiconductor, MC9S12E128CPV Datasheet - Page 97

Microcontrollers (MCU) 16 Bit 16MHz

MC9S12E128CPV

Manufacturer Part Number
MC9S12E128CPV
Description
Microcontrollers (MCU) 16 Bit 16MHz
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC9S12E128CPV

Data Bus Width
16 bit
Program Memory Type
Flash
Program Memory Size
128 KB
Data Ram Size
8 KB
Interface Type
SCI, SPI
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
92
Number Of Timers
16 bit
Operating Supply Voltage
3.135 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
LQFP-112
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit
On-chip Dac
8 bit, 2 Channel
Lead Free Status / Rohs Status
No RoHS Version Available

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12E128CPVE
Manufacturer:
FREESCALE
Quantity:
1 560
Part Number:
MC9S12E128CPVE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12E128CPVE
Manufacturer:
FREESCALE
Quantity:
1 560
2.3.2.6
The FSTAT register defines the status of the Flash command controller and the results of command
execution.
In normal modes, bits CBEIF, PVIOL, and ACCERR are readable and writable, bits CCIF and BLANK
are readable and not writable, remaining bits, including FAIL and DONE, read 0 and are not writable. In
special modes, FAIL is readable and writable while DONE is readable but not writable. FAIL must be clear
in special modes when starting a command write sequence.
Freescale Semiconductor
Module Base + 0x0005
Reset
CBEIF
Field
CCIF
7
6
W
R
CBEIF
Command Buffer Empty Interrupt Flag — The CBEIF flag indicates that the address, data and command
buffers are empty so that a new command write sequence can be started. The CBEIF flag is cleared by writing
a 1 to CBEIF. Writing a 0 to the CBEIF flag has no effect on CBEIF. Writing a 0 to CBEIF after writing an aligned
word to the Flash address space but before CBEIF is cleared will abort a command write sequence and cause
the ACCERR flag in the FSTAT register to be set. Writing a 0 to CBEIF outside of a command write sequence
will not set the ACCERR flag. The CBEIF flag is used together with the CBEIE bit in the FCNFG register to
generate an interrupt request (see
0 Buffers are full
1 Buffers are ready to accept a new command
Command Complete Interrupt Flag — The CCIF flag indicates that there are no more commands pending. The
CCIF flag is cleared when CBEIF is clear and sets automatically upon completion of all active and pending
commands. The CCIF flag does not set when an active commands completes and a pending command is
fetched from the command buffer. Writing to the CCIF flag has no effect. The CCIF flag is used together with the
CCIE bit in the FCNFG register to generate an interrupt request (see
0 Command in progress
1 All commands are completed
1
Flash Status Register (FSTAT)
1
7
Allowed transitions marked with X.
Protection
Scenario
From
6
7
= Unimplemented or Reserved
CCIF
1
6
Table 2-12. Flash Protection Scenario Transitions
0
X
Figure 2-10. Flash Status Register (FSTAT)
Table 2-13. FSTAT Field Descriptions
PVIOL
MC9S12E128 Data Sheet, Rev. 1.07
0
5
X
X
1
Figure
ACCERR
X
2-26).
2
To Protection Scenario
0
4
Description
X
X
3
0
0
3
X
X
4
Chapter 2 128 Kbyte Flash Module (FTS128K1V1)
1
Figure
X
5
BLANK
0
2
2-26).
X
X
6
FAIL
0
1
X
7
DONE
1
0
97

Related parts for MC9S12E128CPV