TMPM370FYDFG Toshiba, TMPM370FYDFG Datasheet - Page 379

no-image

TMPM370FYDFG

Manufacturer Part Number
TMPM370FYDFG
Description
Microcontrollers (MCU) MCU w/ ARM Cortex-M3 256K FLASH, 10K RAM
Manufacturer
Toshiba
Datasheet

Specifications of TMPM370FYDFG

Processor Series
TX03
Core
ARM Cortex M3
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Product Summaries
Summary
Lead Free
Yes
Rohs Compatible Product(s)
Available
Rom (kbytes)
256K
Rom Type
Flash
Ram (kbytes)
10K
Number Of Pins
100
Package
QFP(14x20)
Vcc
5V
Cpu Mhz
80
Ssp (ch) Spi
-
I2c/sio (ch)
-
Uart/sio (ch)
4
Usb
-
Can
-
Ethernet
-
External Bus Interface
N
Cs/wait Controller (ch)
-
Dma Controller
-
10-bit Da Converter
-
10-bit Ad Converter
-
12-bit Ad Converter
27
16-bit Timer / Counter
8
Motor / Igbt Control
Vector Engine
Real Time Clock
-
Watchdog Timer
Y
Osc Freq Detect
Y
Clock Gear
Y
Low-power Hold Function
-
Remote Control Interface
-
Hardware Cec Controller
-
Comparators
4
Low-voltage Detector
Y
Etm Hardware Trace
2-bit
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TMPM370FYDFG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Description:
Encoder 0 Compare Register
(0x4001_0408)
<INT23:0>: Counter Compare Value
EN0INT
provided <CMPEN> is set to 1. At this time, the event counter interrupt (INTENC0) is asserted if
<INTEN> is set to 1.
<INT23:16> are not used (and are ignored even if programmed).
provided <CMPEN> is set to 1. At this time, the interrupt request (INTENC0) is asserted if
<INTEN> is set to 1. The value of <ZEN> has no effect on this interrupt generation.
provided <CMPEN> is set to 1. This indicates the absence of a pulse for an abnormally long period.
At this time, the interrupt request (INTENC0) is asserted if <INTEN> is set to 1. The value of <ZEN>
has no effect on this interrupt generation.
provided <CMPEN> is set to 1. At this time, the timer compare interrupt (INTENC0) is asserted if
<INTEN> is set to 1. The value of <ZEN> has no effect on this interrupt generation.
In Encoder mode
In Sensor Event Count mode
In Sensor Timer Count mode
In Timer mode
<CMP> is set to 1 when the value of the encoder counter has reached the value of <INT15:0>,
However, when <ZEN> = 1, INTENC is not asserted until <ZDET> is set to 1. In Encoder mode,
<CMP> is set to 1 when the value of the encoder counter has reached the value of <INT15:0>,
In Sensor Event Count mode, <INT23:16> are not used (and are ignored even if programmed).
<CMP> is set to 1 when the value of the encoder counter has reached the value of <INT23:0>,
<CMP> is set to 1 when the value of the encoder counter has reached the value of <INT23:0>,
Note: EN0INT register should be accessed with 32-bit instructions.
Description
Description
Description
Description
Read/Write
Read/Write
Read/Write
Read/Write
Bit Symbol
Bit Symbol
Bit Symbol
Bit Symbol
Default
Default
Default
Default
Reading these bits returns a 0.
See the description below.
<INT23:16> are used only in Sensor Timer Count mode and Timer mode
See the description below.
In Encoder mode:
In Sensor Event Count mode:
In Sensor Timer Count mode:
thru. 0xFFFFFF).
In Timer mode:
Generates an interrupt at the programmed encoder pulse count (0x0000 thru. 0xFFFF).
Generates an interrupt at the programmed encoder pulse count (0x0000 thru. 0xFFFF).
Generates an interrupt when the counter has reached the programmed value without detecting a pulse (0x000000
Generates an interrupt when the counter value has reached the programmed value (0x000000 thru. 0xFFFFFF).
INT23
INT15
INT7
R/W
R/W
R/W
31
23
15
R
0
0
0
7
0
-
INT22
INT14
INT6
R/W
R/W
R/W
30
22
14
R
0
0
0
6
0
-
TMPM370 19-10
INT21
INT13
INT5
R/W
R/W
R/W
29
21
13
R
0
0
0
5
0
-
INT20
INT12
INT4
R/W
R/W
R/W
28
20
12
R
0
0
0
4
0
-
INT19
INT11
INT3
R/W
R/W
R/W
27
19
11
R
0
0
0
3
0
-
INT18
INT10
INT2
R/W
R/W
R/W
26
18
10
R
0
0
0
2
0
-
Encoder Input Circuit
INT17
INT9
INT1
R/W
R/W
R/W
25
17
R
0
0
9
0
1
0
-
TMPM370
INT16
INT8
INT0
R/W
R/W
R/W
24
16
R
0
0
8
0
0
0
-

Related parts for TMPM370FYDFG