IDT82V2041EPP IDT, Integrated Device Technology Inc, IDT82V2041EPP Datasheet - Page 48
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT82V2041EPP
Manufacturer Part Number
IDT82V2041EPP
Description
IC LIU T1/J1/E1 1CH 44-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Line Interface Units (LIUs)r
Datasheet
1.IDT82V2041EPP8.pdf
(75 pages)
Specifications of IDT82V2041EPP
Protocol
E1
Voltage - Supply
3.13 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
44-TQFP, 44-VQFP
Number Of Transceivers
1
Screening Level
Industrial
Mounting
Surface Mount
Package Type
TQFP
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Drivers/receivers
-
Lead Free Status / RoHS Status
Not Compliant, Contains lead / RoHS non-compliant
Other names
82V2041EPP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT82V2041EPP
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT82V2041EPP8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT82V2041EPPG
Manufacturer:
IDT
Quantity:
351
Company:
Part Number:
IDT82V2041EPPG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT82V2041EPPG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Table-41 INTM1: Interrupt Masked Register 1
Programming Information
IDT82V2041E
DAC_OV_IM
TIMER_IM
JAOV_IM
JAUD_IM
ERR_IM
CNT_IM
Symbol
EXZ_IM
CV_IM
(R/W, Address = 15H)
Bit
7
6
3
5
4
2
1
0
Default
1
1
1
1
1
1
1
1
DAC arithmetic overflow interrupt mask
= 0: DAC arithmetic overflow interrupt enabled
= 1: DAC arithmetic overflow interrupt masked
JA overflow interrupt mask
= 0: JA overflow interrupt enabled
= 1: JA overflow interrupt masked
JA underflow interrupt mask
= 0: JA underflow interrupt enabled
= 1: JA underflow interrupt masked
PRBS/QRSS logic error detect interrupt mask
= 0: PRBS/QRSS logic error detect interrupt enabled
= 1: PRBS/QRSS logic error detect interrupt masked
Receive excess zeros interrupt mask
= 0: Receive excess zeros interrupt enabled
= 1: Receive excess zeros interrupt masked
Receive error interrupt mask
= 0: Receive error interrupt enabled
= 1: Receive error interrupt masked
One-Second Timer expiration interrupt mask
= 0: One-Second Timer expiration interrupt enabled
= 1: One-Second Timer expiration interrupt masked
Counter overflow interrupt mask
= 0: Counter overflow interrupt enabled
= 1: Counter overflow interrupt masked
SINGLE CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
48
Description
December 9, 2005