IDT82V2041EPP IDT, Integrated Device Technology Inc, IDT82V2041EPP Datasheet - Page 4

• Manufacturer Part Number: IDT82V2041EPP
• Description: IC LIU T1/J1/E1 1CH 44-TQFP
• Manufacturer: IDT, Integrated Device Technology Inc
• Type: Line Interface Units (LIUs)r

Specifications of IDT82V2041EPP

• Protocol: E1
• Voltage - Supply: 3.13 V ~ 3.47 V
• Mounting Type: Surface Mount
• Package / Case: 44-TQFP, 44-VQFP
• Number Of Transceivers: 1
• Screening Level: Industrial
• Mounting: Surface Mount
• Package Type: TQFP
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Drivers/receivers: -
• Lead Free Status / RoHS Status: Not Compliant, Contains lead / RoHS non-compliant
• Other names: 82V2041EPP

4
5
6
7
Table of Contents
IDT82V2041E
3.9
3.10
3.11
3.12
3.13
3.14
3.15
3.16
Programming Information ........................................................................................................ 37
4.1
4.2
4.3
Hardware Control Pin Summary .............................................................................................. 55
Test Specifications .................................................................................................................... 57
Microcontroller Interface Timing Characteristics ................................................................... 70
7.1
7.2
3.8.4 Inband Loopback .................................................................................................... 30
Error Detection/Counting And Insertion ............................................................................ 32
3.9.1 Definition Of Line Coding Error ............................................................................... 32
3.9.2 Error Detection And Counting ................................................................................. 32
3.9.3 Bipolar Violation And PRBS Error Insertion ............................................................ 33
Line Driver Failure Monitoring ........................................................................................... 33
MCLK And TCLK .............................................................................................................. 34
3.11.1 Master Clock (MCLK).............................................................................................. 34
3.11.2 Transmit Clock (TCLK) ........................................................................................... 34
Microcontroller Interfaces ................................................................................................. 35
3.12.1 Parallel Microcontroller Interface ............................................................................ 35
3.12.2 Serial Microcontroller Interface ............................................................................... 35
Interrupt Handling ............................................................................................................. 35
5V Tolerant I/O Pins ......................................................................................................... 36
Reset Operation ................................................................................................................ 36
Power Supply .................................................................................................................... 36
Register List And Map ...................................................................................................... 37
Reserved Registers .......................................................................................................... 37
Register Description ......................................................................................................... 38
4.3.1 Control Registers .................................................................................................... 38
4.3.2 Transmit Path Control Registers............................................................................. 40
4.3.3 Receive Path Control Registers.............................................................................. 42
4.3.4 Network Diagnostics Control Registers .................................................................. 44
4.3.5 Interrupt Control Registers...................................................................................... 47
4.3.6 Line Status Registers.............................................................................................. 50
4.3.7 Interrupt Status Registers ....................................................................................... 52
4.3.8 Counter Registers ................................................................................................... 54
Serial Interface Timing ...................................................................................................... 70
Parallel Interface Timing ................................................................................................... 71
3.8.4.1 Transmit Activate/Deactivate Loopback Code......................................... 30
3.8.4.2 Receive Activate/Deactivate Loopback Code.......................................... 30
3.8.4.3 Automatic Remote Loopback .................................................................. 31
SINGLE CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
4
December 9, 2005