IDT82V2041EPP IDT, Integrated Device Technology Inc, IDT82V2041EPP Datasheet - Page 21
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT82V2041EPP
Manufacturer Part Number
IDT82V2041EPP
Description
IC LIU T1/J1/E1 1CH 44-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Line Interface Units (LIUs)r
Datasheet
1.IDT82V2041EPP8.pdf
(75 pages)
Specifications of IDT82V2041EPP
Protocol
E1
Voltage - Supply
3.13 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
44-TQFP, 44-VQFP
Number Of Transceivers
1
Screening Level
Industrial
Mounting
Surface Mount
Package Type
TQFP
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Drivers/receivers
-
Lead Free Status / RoHS Status
Not Compliant, Contains lead / RoHS non-compliant
Other names
82V2041EPP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT82V2041EPP
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT82V2041EPP8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT82V2041EPPG
Manufacturer:
IDT
Quantity:
351
Company:
Part Number:
IDT82V2041EPPG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT82V2041EPPG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
3.4
Gain, Amplitude/Wave Shape Detector, Digital Tuning Controller, Adaptive
Equalizer, Data Slicer, CDR (Clock & Data Recovery), Optional Jitter
Attenuator, Decoder and LOS/AIS Detector. Refer to Figure-7.
3.4.1
matching circuit or the external impedance matching circuit. If R_TERM[2]
Table-11 Impedance Matching for Receiver
Functional Description
IDT82V2041E
The receive path consists of Receive Internal Termination, Monitor
The impedance matching can be realized by the internal impedance
RECEIVE PATH
RECEIVE INTERNAL TERMINATION
RRING
RTIP
Cable Configuration
E1/120 Ω
E1/75 Ω
T1
J1
termination
Receive
Internal
Figure-7 Receive Monitor Gain Adaptive Equalizer
Adaptive Equalizer/
R_TERM[2:0]
Monitor Gain
Internal Termination
000
001
010
011
SINGLE CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
21
Data Slicer
is set to ‘0’, the internal impedance matching circuit will be selected. In this
case, the R_TERM[1:0] bits (TERM, 03H) can be set to choose 75 Ω, 100
Ω, 110 Ω or 120 Ω internal impedance of RTIP/RRING. If R_TERM[2] is
set to ‘1’, the internal impedance matching circuit will be disabled. In this
case, the external impedance matching circuit will be used to realize the
impedance matching.
nents to connect with the cable.
impedance matching for receiver.
120 Ω
R
R
Recovery
and Data
Clock
R_TERM[2:0]
Figure-8
1XX
Attenuator
Jitter
shows the appropriate external compo-
External Termination
Table-11
is the list of the recommended
LOS/AIS
Detector
Decoder
December 9, 2005
120 Ω
100 Ω
110 Ω
75 Ω
R
R
LOS
RCLK
RDP
RDN