MC8641DVU1333JE Freescale Semiconductor, MC8641DVU1333JE Datasheet - Page 47
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MC8641DVU1333JE
Manufacturer Part Number
MC8641DVU1333JE
Description
IC MPU DUAL CORE E600 1023FCCBGA
Manufacturer
Freescale Semiconductor
Datasheet
1.MC8641DHX1000GE.pdf
(130 pages)
Specifications of MC8641DVU1333JE
Processor Type
MPC86xx PowerPC 32-Bit
Speed
1.333GHz
Voltage
1.05V
Mounting Type
Surface Mount
Package / Case
1023-FCCBGA
Family Name
MPC8xxx
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
1.333GHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
1.05V
Operating Supply Voltage (max)
1.1V
Operating Supply Voltage (min)
1V
Operating Temp Range
0C to 105C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1023
Package Type
FCCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC8641DVU1333JE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Figure 26
Table 42
bypassed.
Freescale Semiconductor
Local bus cycle time
Local bus duty cycle
Internal launch/capture clock to LCLK delay
Input setup to local bus clock (except LGTA/LUPWAIT)
LGTA/LUPWAIT input setup to local bus clock
Input hold from local bus clock (except LGTA/LUPWAIT)
LA[27:31]/LBCTL/LBCKE/LOE/
LSDA10/LSDWE/LSDRAS/
describes the general timing parameters of the local bus interface at OV
to
Output (Address) Signal:
LSDCAS/LSDDQM[0:3]
Figure 31
Output (Data) Signals:
MPC8641 and MPC8641D Integrated Host Processor Hardware Specifications, Rev. 2
PLL bypass mode is recommended when LBIU frequency is at or below
83 MHz. When LBIU operates above 83 MHz, LBIU PLL is recommended
to be enabled.
LAD[0:31]/LDP[0:3]
LAD[0:31]/LDP[0:3]
Output Signals:
Input Signals:
Parameter
Input Signal:
LSYNC_IN
show the local bus signals.
LUPWAIT
LAD[0:31]
Table 42. Local Bus Timing Parameters—PLL Bypassed
LGTA
LALE
Figure 26. Local Bus Signals (PLL Enabled)
t
t
LBKHOV1
LBKHOV2
t
LBKHOV3
t
LBKHOV4
NOTE
t
t
t
t
t
LBIVKH1
LBIVKH2
LBKHOX1
LBKHOX2
LBKHOX2
Symbol
t
LBKH/
t
t
t
t
LBIVKH1
LBIVKL2
LBIXKH1
LBKHKT
t
t
t
t
LBKHOZ1
LBKHOZ2
LBKHOZ2
LBK
t
t
LBK
LBOTOT
1
–1.8
Min
2.3
5.7
5.6
12
45
t
t
LBIXKH1
LBIXKH2
Max
3.9
55
—
—
—
—
DD
= 3.3 V with PLL
Unit
ns
ns
ns
ns
ns
%
Local Bus
Notes
4, 5
4, 5
4, 5
—
2
8
47