AD9775BSVRL Analog Devices Inc, AD9775BSVRL Datasheet - Page 21

• Manufacturer Part Number: AD9775BSVRL
• Description: IC DAC 14BIT DUAL 160MSPS 80TQFP
• Manufacturer: Analog Devices Inc
• Series: TxDAC+®r

Specifications of AD9775BSVRL

• Rohs Status: RoHS non-compliant
• Settling Time: 11ns
• Number Of Bits: 14
• Data Interface: Parallel
• Number Of Converters: 2
• Voltage Supply Source: Analog and Digital
• Power Dissipation (max): 410mW
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 80-TQFP Exposed Pad, 80-eTQFP, 80-HTQFP, 80-VQFP
• For Use With: AD9775-EBZ - BOARD EVALUATION FOR AD9775

FUNCTIONAL DESCRIPTION
The AD9775 dual interpolating DAC consists of two data
channels that can be operated independently or coupled to form
a complex modulator in an image reject transmit architecture.
Each channel includes three FIR filters, making the AD9775
capable of 2×, 4×, or 8× interpolation. High speed input and
output data rates can be achieved within the following
limitations.
Table 15.
Interpolation Rate
(MSPS)
1×
2×
4×
8×
Both data channels contain a digital modulator capable of
mixing the data stream with an LO of f
where f
feature is also included and can be used to improve pass-band
flatness for signals being attenuated by the sin(x)/x
characteristic of the DAC output. The speed of the AD9775,
combined with the digital modulation capability, enables direct
IF conversion architectures at 70 MHz and higher.
The digital modulators on the AD9775 can be coupled to form
a complex modulator. By using this feature with an external
analog quadrature modulator, such as the Analog Devices
AD8345, an image rejection architecture can be enabled. To
optimize the image rejection capability, as well as LO feed-
through in this architecture, the AD9775 offers programmable
(via the SPI port) gain and offset adjust for each DAC.
Also included on the AD9775 are a phase-locked loop (PLL)
clock multiplier and a 1.20 V band gap voltage reference. With
the PLL enabled, a clock applied to the CLK+/CLK− inputs is
frequency multiplied internally and generates all necessary
internal synchronization clocks. Each 14-bit DAC provides two
complementary current outputs whose full-scale currents can
be determined either from a single external resistor or
independently from two separate resistors (see the 1R/2R Mode
section). The AD9775 features a low jitter, differential clock
input that provides excellent noise rejection while accepting a
sine or square wave input. Separate voltage supply inputs are
provided for each functional block to ensure optimum noise
and distortion performance.
Sleep and power-down modes can be used to turn off the DAC
output current (sleep) or the entire digital and analog sections
(power-down) of the chip. An SPI-compliant serial port is used
to program the many features of the AD9775. Note that in
power-down mode, the SPI port is the only section of the chip
still active.
DAC
is the output data rate of the DAC. A zero-stuffing
Input Data Rate
(MSPS)
160
160
100
50
DAC
/2, f
DAC Sample Rate
(MSPS)
160
320
400
400
DAC
/4, or f
DAC
/8,
Rev. E | Page 21 of 56
SERIAL INTERFACE FOR REGISTER CONTROL
The AD9775 serial port is a flexible, synchronous serial
communications port that allows easy interface to many
industry-standard microcontrollers and microprocessors.
The serial I/O is compatible with most synchronous transfer
formats, including both the Motorola SPI and Intel SSR
protocols. The interface allows read/write access to all registers
that configure the AD9775. Single- or multiple-byte transfers
are supported, as well as MSB-first or LSB-first transfer formats.
The AD9775 serial interface port can be configured as a single
pin I/O (SDIO) or two unidirectional pins for I/O (SDIO/SDO).
GENERAL OPERATION OF THE SERIAL INTERFACE
There are two phases to a communication cycle with the
AD9775. Phase 1 is the instruction cycle, which is the writing of
an instruction byte into the AD9775 coincident with the first
eight SCLK rising edges. The instruction byte provides the
AD9775 serial port controller with information regarding the
data transfer cycle, which is Phase 2 of the communication
cycle. The Phase 1 instruction byte defines whether the
upcoming data transfer is read or write, the number of bytes in
the data transfer, and the starting register address for the first
byte of the data transfer. The first eight SCLK rising edges of
each communication cycle are used to write the instruction byte
into the AD9775.
A Logic 1 on the SPI_CSB pin, followed by a logic low, resets
the SPI port timing to the initial state of the instruction cycle.
This is true regardless of the present state of the internal
registers or the other signal levels present at the inputs to the
SPI port. If the SPI port is in the middle of an instruction cycle
or a data transfer cycle, none of the present data is written.
The remaining SCLK edges are for Phase 2 of the
communication cycle. Phase 2 is the actual data transfer
between the AD9775 and the system controller. Phase 2 of the
communication cycle is a transfer of one to four data bytes as
determined by the instruction byte. Typically, using one
multibyte transfer is the preferred method. However, single byte
data transfers are useful to reduce CPU overhead when register
access requires one byte only. Registers change immediately
upon writing to the last bit of each transfer byte.
SPI_CLK (PIN 55)
SDIO (PIN 54)
SDO (PIN 53)
CSB (PIN 56)
Figure 32. SPI Port Interface
AD9775 SPI PORT
INTERFACE
AD9775