KSZ8851SNLI Micrel Inc, KSZ8851SNLI Datasheet - Page 40

KSZ8851SNLI

Manufacturer Part Number
KSZ8851SNLI
Description
Manufacturer
Micrel Inc
Datasheet

Specifications of KSZ8851SNLI

Operating Supply Voltage (typ)
3.3V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
32
Lead Free Status / RoHS Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
KSZ8851SNLI
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
KSZ8851SNLI TR
Manufacturer:
Kendin
Quantity:
700
Part Number:
KSZ8851SNLI TR
Manufacturer:
Micrel
Quantity:
250
Part Number:
KSZ8851SNLI-TR
Manufacturer:
MXIC
Quantity:
15 000
Part Number:
KSZ8851SNLI-TR
0
Part Number:
KSZ8851SNLITR
Manufacturer:
MICREL
Quantity:
3 500
Part Number:
KSZ8851SNLITR
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Register Map: MAC, PHY and QMU
Do not write to bit values or to registers defined as Reserved. Manipulating reserved bits or registers causes
unpredictable and often fatal results. If the user wants to write to these reserved bits, the user has to read back these
reserved bits (RO or RW) first, then “OR” with the read value of the reserved bits and write back to these reserved bits.
Bit Type Definition
RO = Read only.
WO = Write only.
RW = Read/Write.
W1C = Write 1 to Clear (writing an “1” to clear this bit).
0x00 – 0x07: Reserved
Chip Configuration Register (0x08 – 0x09): CCR
This register indicates the chip configuration mode based on strapping and bonding options
0x0A – 0x0F: Reserved
Host MAC Address Registers: MARL, MARM and MARH
These Host MAC address registers are loaded starting at word location 0x1 of the EEPROM upon hardware reset. The
software driver can read or write these registers value, but it will not modify the original Host MAC address value in the
EEPROM. These six bytes of Host MAC address in external EEPROM are loaded to these three registers as mapping
below:
MARL[15:0] = EEPROM 0x1(MAC Byte 2 and 1)
MARM[15:0] = EEPROM 0x2(MAC Byte 4 and 3)
MARH[15:0] = EEPROM 0x3(MAC Byte 6 and 5)
The Host MAC address is used to define the individual destination address that the KSZ8851SNL responds to when
receiving frames. Network addresses are generally expressed in the form of 01:23:45:67:89:AB, where the bytes are
received from left to right, and the bits within each byte are received from right to left (LSB to MSB). For example, the
actual transmitted and received bits are on the order of 10000000 11000100 10100010 11100110 10010001 11010101.
These three registers value for Host MAC address 01:23:45:67:89:AB will be held as below:
MARL[15:0] = 0x89AB
MARM[15:0] = 0x4567
August 2009
Micrel, Inc.
Bit
15-10
9
8
7-4
3
2
1
0
-
-
-
0
0
0
-
Default Value
0x0
R/W
RO
RO
RO
RO
RO
RO
RO
RO
Description
Reserved
EEPROM presence
The EED_IO (pin 6) value is latched into this bit druing power-up/reset.
0: No external EEPROM, 1: Use external EEPROM.
SPI bus mode
To indicate this is SPI interface for host
0: No, 1: Yes.
Reserved
Reserved
Reserved
Reserved
32-Pin Chip Package
To indicate this device is KSZ8851SNL.
0: No, 1: Yes
40
KSZ8851SNL/SNLI
M9999-083109-2.0

Related parts for KSZ8851SNLI