S9S08SG16E1CTJ Freescale, S9S08SG16E1CTJ Datasheet - Page 130

• Manufacturer Part Number: S9S08SG16E1CTJ
• Manufacturer: Freescale

Specifications of S9S08SG16E1CTJ

• Cpu Family: HCS08
• Device Core Size: 8b
• Frequency (max): 40MHz
• Interface Type: SCI/SPI
• Total Internal Ram Size: 1KB
• # I/os (max): 16
• Number Of Timers - General Purpose: 1
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 2.7V
• On-chip Adc: 12-chx10-bit
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 20
• Package Type: TSSOP
• Program Memory Type: Flash
• Program Memory Size: 16KB
• Lead Free Status / RoHS Status: Compliant

Chapter 9 Analog-to-Digital Converter (S08ADC10V1)
9.3.1
This section describes the function of the ADC status and control register (ADCSC1). Writing ADCSC1
aborts the current conversion and initiates a new conversion (if the ADCH bits are equal to a value other
than all 1s).
130
COCO
ADCO
ADCH
Field
AIEN
4:0
7
6
5
Reset:
W
R
Status and Control Register 1 (ADCSC1)
Conversion Complete Flag — The COCO flag is a read-only bit set each time a conversion is completed when
the compare function is disabled (ACFE = 0). When the compare function is enabled (ACFE = 1), the COCO flag
is set upon completion of a conversion only if the compare result is true. This bit is cleared when ADCSC1 is
written or whenever ADCRL is read.
0 Conversion not completed
1 Conversion completed
Interrupt Enable — AIEN enables conversion complete interrupts. When COCO becomes set while AIEN is
high, an interrupt is asserted.
0 Conversion complete interrupt disabled
1 Conversion complete interrupt enabled
Continuous Conversion Enable — ADCO enables continuous conversions.
0 One conversion following a write to the ADCSC1 when software triggered operation is selected, or one
1 Continuous conversions initiated following a write to ADCSC1 when software triggered operation is selected.
Input Channel Select — The ADCH bits form a 5-bit field which that selects one of the input channels. The input
channels are detailed in
The successive approximation converter subsystem is turned off when the channel select bits are all set. This
feature allows for explicit disabling of the ADC and isolation of the input channel from all sources. Terminating
continuous conversions this way prevents an additional, single conversion from being performed. It is not
necessary to set the channel select bits to all ones to place the ADC in a low-power state when continuous
conversions are not enabled because the module automatically enters a low-power state when a conversion
completes.
conversion following assertion of ADHWT when hardware triggered operation is selected.
Continuous conversions are initiated by an ADHWT event when hardware triggered operation is selected.
COCO
7
0
ADCH
00000
00001
00010
00011
= Unimplemented or Reserved
AIEN
Figure 9-3. Status and Control Register (ADCSC1)
0
6
Table 9-3. ADCSC1 Register Field Descriptions
Table
Table 9-4. Input Channel Select
ADCO
Input Select
9-4.
MC9S08SG32 Data Sheet, Rev. 8
0
5
AD0
AD1
AD2
AD3
1
4
Description
1
3
ADCH
ADCH
10000
10001
10010
10011
1
2
Freescale Semiconductor
1
1
Input Select
AD16
AD17
AD18
AD19
1
0