FW82801BA S L5PN Intel, FW82801BA S L5PN Datasheet - Page 554
FW82801BA S L5PN
Manufacturer Part Number
FW82801BA S L5PN
Description
Manufacturer
Intel
Datasheet
1.FW82801BA_S_L5PN.pdf
(671 pages)
Specifications of FW82801BA S L5PN
Lead Free Status / RoHS Status
Not Compliant
- Current page: 554 of 671
- Download datasheet (8Mb)
AC ’97 Audio Controller Registers (D31:F5)
15.2.8
554
GLOB_CNT—Global Control Register
(Audio—D31:F5)
I/O Address:
Default Value:
Lockable:
31:30
29:24
23:22
21:20
19:7
Bit
6
5
4
3
Reserved.
S/PDIF Slot Map (SSM) — R/W. If the run/pause bus master bit (bit 0 of offset 2Bh) is set, then the
value in these bits indicate which slots S/PDIF data is transmitted on. Software must ensure that the
programming here does not conflict with the PCM channels being used. If there is a conflict,
unpredictable behavior will result — the hardware will not check for a conflict.
00 = Reserved
01 = Slots 7 and 8
10 = Slots 6 and 9
11 = Slots 10 and 11
PCM Out Mode (POM) — R/W. Enables the PCM out channel to use 16 or 20-bit audio on PCM out.
This does not affect the microphone of S/PDIF DMA. When greater than 16 bit audio is used, the
data structures are aligned as 32-bits per sample, with the highest order bits representing the data,
and the lower order bits as don’t care.
00 = 16 bit audio (default)
01 = 20 bit audio
10 = Reserved. If set, indeterminate behavior will result.
11 = Reserved. If set, indeterminate behavior will result.
PCM 4/6 Enable — R/W. This field configures PCM Output for 2, 4 or 6 channel mode.
00 = 2-channel mode (default)
01 = 4-channel mode
10 = 6-channel mode
11 = Reserved
Reserved.
AC_SDIN2 Interrupt Enable — R/W.
0 = Disable
1 = Enable an interrupt to occur when the codec on the AC_SDIN2 causes a resume event on the
AC_SDIN1 Interrupt Enable — R/W.
0 = Disable
1 = Enable an interrupt to occur when the codec on the AC_SDIN1 causes a resume event on the
AC_SDIN0 Interrupt Enable — R/W.
0 = Disable
1 = Enable an interrupt to occur when the codec on AC_SDIN0 causes a resume event on the AC-
ACLINK Shut Off (LSO) — R/W.
0 = Normal operation.
1 = Controller disables all outputs which will be pulled low by internal pull down resistors.
AC-link.
AC-link.
link.
NABMBAR + 2Ch
00000000h
No
Intel
Description
Attribute:
Size:
Power Well:
®
82801EB ICH5 / 82801ER ICH5R Datasheet
R/W, R/W (special)
32 bits
Core
Related parts for FW82801BA S L5PN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation