PIC16F1937-E/MV Microchip Technology, PIC16F1937-E/MV Datasheet - Page 175

14KB Flash, 512B RAM, 256B EEPROM, LCD, 1.8-5.5V 40 UQFN 5x5x0.5mm TUBE

PIC16F1937-E/MV

Manufacturer Part Number
PIC16F1937-E/MV
Description
14KB Flash, 512B RAM, 256B EEPROM, LCD, 1.8-5.5V 40 UQFN 5x5x0.5mm TUBE
Manufacturer
Microchip Technology
Series
PIC® XLP™ 16Fr
Datasheet

Specifications of PIC16F1937-E/MV

Processor Series
PIC16F
Core
PIC
Program Memory Type
Flash
Program Memory Size
14 KB
Data Ram Size
256 B
Interface Type
MI2C, SPI, EUSART
Number Of Timers
5
Operating Supply Voltage
1.8 V to 5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
UQFN-40
Development Tools By Supplier
MPLAB IDE Software
Minimum Operating Temperature
- 40 C
Core Processor
PIC
Core Size
8-Bit
Speed
32MHz
Connectivity
I²C, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number Of I /o
36
Eeprom Size
256 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 14x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Lead Free Status / Rohs Status
 Details
17.4
In order for the DAC module to consume the least
amount of power, one of the two voltage reference input
sources to the resistor ladder must be disconnected.
Either the positive voltage source, (V
negative voltage source, (V
The negative voltage source is disabled by setting the
DACLPS bit in the DACCON0 register. Clearing the
DACLPS bit in the DACCON0 register disables the
positive voltage source.
17.4.1
The DAC output voltage can be set to V
the least amount of power consumption by performing
the following:
• Clearing the DACEN bit in the DACCON0 register.
• Setting the DACLPS bit in the DACCON0 register.
• Configuring the DACPSS bits to the proper
• Configuring the DACR<4:0> bits to ‘11111’ in the
FIGURE 17-3:
17.5
When the device wakes up from Sleep through an
interrupt or a Watchdog Timer time-out, the contents of
the DACCON0 register are not affected. To minimize
current consumption in Sleep mode, the voltage
reference should be disabled.
17.6
A device Reset affects the following:
• DAC is disabled.
• DAC output voltage is removed from the
• The DACR<4:0> range select bits are cleared.
 2008-2011 Microchip Technology Inc.
positive source.
DACCON1 register.
DACOUT pin.
V
V
SOURCE
Output Clamped to Positive Voltage Source
SOURCE
DACEN = 0
DACLPS = 1
Low-Power Voltage State
Operation During Sleep
Effects of a Reset
OUTPUT CLAMPED TO POSITIVE
VOLTAGE SOURCE
+
-
OUTPUT VOLTAGE CLAMPING EXAMPLES
SOURCE
R
R
R
DACR<4:0> = 11111
DAC Voltage Ladder
(see
-) can be disabled.
SOURCE
Figure
SOURCE
+), or the
17-1)
+ with
This is also the method used to output the voltage level
from the FVR to an output pin. See
“Operation During Sleep”
Reference
17.4.2
The DAC output voltage can be set to V
the least amount of power consumption by performing
the following:
• Clearing the DACEN bit in the DACCON0 register.
• Clearing the DACLPS bit in the DACCON0 register.
• Configuring the DACNSS bits to the proper
• Configuring the DACR<4:0> bits to ‘00000’ in the
This allows the comparator to detect a zero-crossing
while not consuming additional current through the DAC
module.
Reference
V
V
Output Clamped to Negative Voltage Source
SOURCE
SOURCE
negative source.
DACCON1 register.
DACEN = 0
DACLPS = 0
PIC16(L)F1934/6/7
+
-
Figure 17-3
Figure 17-3
OUTPUT CLAMPED TO NEGATIVE
VOLTAGE SOURCE
for output clamping examples.
for output clamping examples.
R
R
R
for more information.
DACR<4:0> = 00000
DAC Voltage Ladder
(see
Figure
DS41364E-page 175
SOURCE
Section 17.5
17-1)
- with

Related parts for PIC16F1937-E/MV